Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Subathradevi, S.
- Modified Architecture for Distributed Arithmetic with Optimized Delay using Parallel Processing
Abstract Views :194 |
PDF Views:0
Authors
Affiliations
1 A.P. Department of ECE, Anna University, BIT Campus Tiruchirappalli, Tamil Nadu, IN
2 Department of ECE, Saranathan College of Engineering, Tiruchirappalli, Tamil Nadu, IN
1 A.P. Department of ECE, Anna University, BIT Campus Tiruchirappalli, Tamil Nadu, IN
2 Department of ECE, Saranathan College of Engineering, Tiruchirappalli, Tamil Nadu, IN
Source
Indian Journal of Science and Technology, Vol 8, No 24 (2015), Pagination:Abstract
In VLSI design of system configuration, the important parameter speed is playing a vital role in the design which is purely determined by the delay of the design. In the delay of the design is arrived by design delay and routing i.e. path delay. Nowadays in the design, the path or routing delay dominates more due to miniaturization of the design. During earlier days design delay dominates more. Because of scaling in the design, it is essential to concentrate more towards routing delay of the design to get the optimized delay in turn optimized speed in trade of with area. In the proposed work, by reviewing different architecture was constructed with different basic module in order to achieve optimized delay which is realized using verilog HDL.Keywords
Architecture, Distributed Arithmetic, FIR Filter, Parallel Processing, Routing Delay, VLSI Design- Modified Architecture for Binary Array Multiplier with Reduced Delay using Tristate Buffers
Abstract Views :176 |
PDF Views:0
Authors
Affiliations
1 A. P. Department of ECE, Anna University, BIT Campus, Tiruchirappalli – 600025, Tamil Nadu, IN
2 Department of ECE, Saranathan College of Engineering, Tiruchirappalli – 620012, TamilNadu, IN
1 A. P. Department of ECE, Anna University, BIT Campus, Tiruchirappalli – 600025, Tamil Nadu, IN
2 Department of ECE, Saranathan College of Engineering, Tiruchirappalli – 620012, TamilNadu, IN