Open Access Open Access  Restricted Access Subscription Access

Digital Circuit Design using Chaotic Particle Swarm Optimization Assisted by Genetic Algorithm


Affiliations
1 Department of Electronic Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran, Islamic Republic of
 

Optimal digital circuit design could be very beneficial for reducing the expenses of electronic devices. But since it is a complicated problem in general, utilization of sophisticated algorithm for this task seems necessary. In this paper a new method based on combining particle swarm optimization, genetic algorithm and chaotic search is proposed for digital circuit design. The inclusion of wiring minimization in objective function is also proposed and investigated.

Keywords

Digital Circuits, Particle Swarm Optimization, Genetic Algorithm, Chaotic Local Search, Wiring Minimization
User

  • Brown S D, and Vranesic Z G (2000). Fundamentals of digital logic with VHDL design, 2nd Edn., vol 6, McGraw-Hill New York.
  • Brown S, and Rose J (1996). FPGA and CPLD architectures: A tutorial, Design & Test of Computers, IEEE, vol 13, No. 2, 42–57.
  • Karnaugh M (1953). The map method for synthesis of combinational logic circuits, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics, vol 72, No. 5, 593–599.
  • McCluskey E J (1956). Detection of group invariance or total symmetry of a Boolean function, Bell System Technical Journal, vol 35(6), 1445–1453.
  • Goldberg D E (1989). Genetic algorithms in search, optimization, and machine learning, Reading MA: Addison-Wesley.
  • Kennedy J, and Eberhart R (1995). Particle swarm optimization, IEEE International Conference on Neural Networks, 1995 Proceedings, vol 4, 1942–1948.
  • Miller J F, Job D Et al. (2000). Principles in the evolutionary design of digital circuits—Part I, Genetic programming and evolvable machines, vol 1, No. 1–2, 7–35.
  • Miller J F, Job D et al. (2000). Principles in the evolutionary design of digital circuits—Part II, Genetic programming and evolvable machines, vol 1, No. 3, 259–288.
  • Anjomshoa M, Mahani A et al. (2011). Evolutionary design and optimization of digital circuits using imperialist competitive algorithm, International Journal of Computer Applications, vol 32, No. 1, 14–19.
  • Hung W, Xie Y et al. (2010). Total power optimization for combinational logic using genetic algorithms, Journal of Signal Processing Systems, vol 58, No. 2, 145–160.
  • Mühlenbein H, Schomisch M et al. (1991). The parallel genetic algorithm as function optimizer, Parallel Computing, vol 17, No. 6, 619–632.
  • Buckley J J, and Hayashi Y (1994). Fuzzy genetic algorithm and applications, Fuzzy Sets and Systems, vol 61, No. 2, 129–136.
  • Parsopoulos K E, and Vrahatis M N (2010). Particle swarm optimization and intelligence: advances and applications, Information Science Reference Hershey, 1–4.
  • Liu B, Wang L et al. (2005). Improved particle swarm optimization combined with chaos, Chaos, Solitons & Fractals, vol 25, No. 5, 1261–1271.

Abstract Views: 440

PDF Views: 0




  • Digital Circuit Design using Chaotic Particle Swarm Optimization Assisted by Genetic Algorithm

Abstract Views: 440  |  PDF Views: 0

Authors

Hamid Reza Nikoui
Department of Electronic Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran, Islamic Republic of
Mohadeseh Semsari
Department of Electronic Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran, Islamic Republic of

Abstract


Optimal digital circuit design could be very beneficial for reducing the expenses of electronic devices. But since it is a complicated problem in general, utilization of sophisticated algorithm for this task seems necessary. In this paper a new method based on combining particle swarm optimization, genetic algorithm and chaotic search is proposed for digital circuit design. The inclusion of wiring minimization in objective function is also proposed and investigated.

Keywords


Digital Circuits, Particle Swarm Optimization, Genetic Algorithm, Chaotic Local Search, Wiring Minimization

References





DOI: https://doi.org/10.17485/ijst%2F2013%2Fv6i9%2F37131