Open Access
Subscription Access
Reduction of power dissipation in sequential circuits
In this paper, an attempt is made to reduce the power consumption of a synchronous digital system by minimizing the total power consumed by the clock signals. This paper presents a state assignment technique called priority encoding which uses multi-code assignment plus clock gating to reduce power dissipation in sequential circuits. The basic idea is to assign multiple codes to states so as to enable more effective clock gating in the sequential circuit. Experimental results demonstrate that the priority encoding technique can result in sizable power saving.
Keywords
Priority Encoding, Multi Code State Assignment, Clock Gating
User
Information
- Benini L and Micheli GD (1995) State assignment for low power dissipation. IEEE J. Solid State Circuits. 30(3), 258-268.
- Macii E, Pedram M and Somenzi F (1998) High level power modeling, estimation and optimization. IEEE Trans. on Computer Aided Design. 17(11), 1061-1079.
- Prosser F and Wu X (1988) Design of the one-zero-hot controller. Intl. J. Electronics. 64(3),399-407.
- Roy K and Prasad S (1993) Circuit Activity based logic synthesis for low power reliable operations. IEEE Transactions, VLSI systems. 1(4), 503-513.
- Unger SH (1981) Double-edge-triggered flipflops. IEEE Trans. on Computers, 30(6), 447- 451.
- Wu X, Wei J and Pedram M (2000) Lowpower design of sequential circuits using a quasi-synchronous derived clock. In: Proc. of ASP-DAC, Pacifico Yokohama.
Abstract Views: 561
PDF Views: 83