Indian Journal of Science and Technology

The PDF file you selected should load here if your Web browser has a PDF reader plug-in installed (for example, a recent version of Adobe Acrobat Reader).

If you would like more information about how to print, save, and work with PDFs, Highwire Press provides a helpful Frequently Asked Questions about PDFs.

Alternatively, you can download the PDF file directly to your computer, from where it can be opened using a PDF reader. To download the PDF, click the Download link above.

Fullscreen Fullscreen Off


Objectives: To analyse the maximum tolerable clock frequency deviation in UART receiver for accurate data reception and to derive mathematical expressions for the same. Methods/Analysis: General design techniques and synchronisation problems in UART receivers have been investigated and a mathematical analysis of the designs is done. Various parameters taken into consideration are baud rate, parity/no parity, oversampling ratio and phase difference between transmitter and receiver clocks. Findings: The maximum tolerable frequency deviation, Δmax improves with increasing oversampling ratio at the UART Receiver side. It is also found that the Δmax is independent of the baud rate of operation. Improvements: Improved expressions may be derived by analyzing the effects of clock jitter, rise and fall times of the signals.

Keywords

Sampling, Serial Communication, Synchronization, UART.
User