Open Access
Subscription Access
Design and Development of BIST Architecture for Characterization of S-RAM Stability
Objectives: The objective is to find the optimum SNM of SRAM and then a BIST architecture is designed and implemented to test the SRAM cells varying the voltage of the bit lines. Methods/Analysis: In this paper we use a detection technique which is digitally programmable to detect the defective SRAM cells by using some additional set of SRAM cells to change the bitline voltage and then apply stress to the CUT. Findings: By using this programmable detection technique, cells can be tested even after the fabrication and accordingly one can find out the bit line voltages at which even weak and bad cells can be made useful. Improvement: The main advantage of programmability is that we can maintain considerable tradeoff between test yield and quality. The results at the end will justify the effectiveness of the BIST architecture
Keywords
Built in Self Test (BIST), SRAM, Programmable Detection Technique, Static Noise Margin (SNM), Stability.
User
Information
Abstract Views: 141
PDF Views: 0