Open Access Open Access  Restricted Access Subscription Access

Design of Gain Enhanced and Power Efficient Op- Amp for ADC/DAC and Medical Applications


Affiliations
1 School of Computing, SASTRA University, Thanjavur- 613401, Tamil Nadu, India
 

In this paper, low power low voltage Op-amp which forms the basic building block for various devices is designed by making the transistors of the Op-amp to operate in sub-threshold region. Now-a-days portable electronic devices are of great demand which thereby increases the demand for low power and low voltage design of devices. Conventionally, two stage op-amps are used which requires higher power with comparatively low gain. In order to overcome this, operation of devices in sub-threshold region is carried out which requires low power comparatively. Initially, the design of conventional Op-amp is designed using CADENCE Virtuoso tool GPDK 180nm with a supply voltage of 1.8V and the corresponding gain, phase margin, power of the conventional Op-amp is observed and then, Op-amp with transistors operating in sub threshold region is designed using CADENCE Virtuoso tool GPDK 180nm with a supply voltage of 1.8V and the corresponding gain, phase margin, power is observed. The comparison between these two observations are made and presented. These low power high gain devices are used in various applications like ADC/DAC devices and many medical applications.

Keywords

Op-amp, Phase Margin, Gain, Sub-Threshold Region.
User

Abstract Views: 244

PDF Views: 0




  • Design of Gain Enhanced and Power Efficient Op- Amp for ADC/DAC and Medical Applications

Abstract Views: 244  |  PDF Views: 0

Authors

P. Anbarasan
School of Computing, SASTRA University, Thanjavur- 613401, Tamil Nadu, India
K. Hariharan
School of Computing, SASTRA University, Thanjavur- 613401, Tamil Nadu, India
R. Parameshwaran
School of Computing, SASTRA University, Thanjavur- 613401, Tamil Nadu, India

Abstract


In this paper, low power low voltage Op-amp which forms the basic building block for various devices is designed by making the transistors of the Op-amp to operate in sub-threshold region. Now-a-days portable electronic devices are of great demand which thereby increases the demand for low power and low voltage design of devices. Conventionally, two stage op-amps are used which requires higher power with comparatively low gain. In order to overcome this, operation of devices in sub-threshold region is carried out which requires low power comparatively. Initially, the design of conventional Op-amp is designed using CADENCE Virtuoso tool GPDK 180nm with a supply voltage of 1.8V and the corresponding gain, phase margin, power of the conventional Op-amp is observed and then, Op-amp with transistors operating in sub threshold region is designed using CADENCE Virtuoso tool GPDK 180nm with a supply voltage of 1.8V and the corresponding gain, phase margin, power is observed. The comparison between these two observations are made and presented. These low power high gain devices are used in various applications like ADC/DAC devices and many medical applications.

Keywords


Op-amp, Phase Margin, Gain, Sub-Threshold Region.



DOI: https://doi.org/10.17485/ijst%2F2016%2Fv9i29%2F130938