Open Access Open Access  Restricted Access Subscription Access

High Performance FIFO Design for Processor through Voltage Scaling Technique


Affiliations
1 Dev Sanskriti Vishwa Vidayalaya, Haridwar, Uttarakhand-249411, India
2 Department of Computer Science, BIAS, Bhimtal, Uttarakhand-263136, India
3 Department of Computer Science, SIT, Pithoragarh, India
 

Green computing is making revolution by bringing high speed processor with less power consumption. Our paper is based on this philosophy. Objectives: To come out High Performance FIFO for processor by minimizing the power consumption. Methods/Statistical Analysis: To make FPGA based design of FIFO we used voltages and frequency scaling techniques. Keeping voltage constant at 2.3 volt we varied frequency from 20MHz to 250MHz and for other experiment we kept the frequency constant and varies voltages from 1volt to 2.3 volt. Findings: The power consumption is reduced to 95.79% on voltage scaling where as there is a 4.38% less power consumption on frequency scaling. Application/Improvements: It will surely help in futuristic processor development.

Keywords

Field Programmable Gate Array (FPGA), First in First Out (FIFO), Hardware Description Language (HDL), High Performance Design, Voltage Scaling.
User

Abstract Views: 141

PDF Views: 0




  • High Performance FIFO Design for Processor through Voltage Scaling Technique

Abstract Views: 141  |  PDF Views: 0

Authors

Abhay Saxena
Dev Sanskriti Vishwa Vidayalaya, Haridwar, Uttarakhand-249411, India
Ashutosh Bhatt
Department of Computer Science, BIAS, Bhimtal, Uttarakhand-263136, India
Parth Gautam
Dev Sanskriti Vishwa Vidayalaya, Haridwar, Uttarakhand-249411, India
Puneet Verma
Department of Computer Science, SIT, Pithoragarh, India
Chandrashekhar Patel
Dev Sanskriti Vishwa Vidayalaya, Haridwar, Uttarakhand-249411, India

Abstract


Green computing is making revolution by bringing high speed processor with less power consumption. Our paper is based on this philosophy. Objectives: To come out High Performance FIFO for processor by minimizing the power consumption. Methods/Statistical Analysis: To make FPGA based design of FIFO we used voltages and frequency scaling techniques. Keeping voltage constant at 2.3 volt we varied frequency from 20MHz to 250MHz and for other experiment we kept the frequency constant and varies voltages from 1volt to 2.3 volt. Findings: The power consumption is reduced to 95.79% on voltage scaling where as there is a 4.38% less power consumption on frequency scaling. Application/Improvements: It will surely help in futuristic processor development.

Keywords


Field Programmable Gate Array (FPGA), First in First Out (FIFO), Hardware Description Language (HDL), High Performance Design, Voltage Scaling.



DOI: https://doi.org/10.17485/ijst%2F2016%2Fv9i46%2F129206