Objectives: Vedic mathematics contains 16 formulae or Sutras. Employing these shortcut formulae in the computations of Elgamal cryptographic algorithm will reduce the logic elements, layout area and power consumption. Methods/Statistical Analysis: Simulation programming for the paper has been done through Verilog HDL code in MODELSIM software and performance parameters like speed, power etc., using XILINX software. Findings: In this paper, when employing these Vedic formulae, lesser number of logic elements are consumed when compared with conventional method. Improvements/ Applications: By investigating the various Sutras in Vedic mathematics, it has been observed that speed is increased and layout area is minimized.
Keywords
Elgamal Algorithm, Multiplier and Accumulate Unit, Urdhva Tiryagbhyam Sutra, Vedic Multiplier.
User
Information