Indian Journal of Science and Technology

Open Access Open Access  Restricted Access Subscription Access

Triple Data Encryption Standard Encryption Engine: A Hardware Approach


Affiliations
1 Universiti Kebangsaan Malaysia, Department of Electrical, Electronic and Systems Engineering, Bangi - 43600, Selangor, Malaysia
 

Cryptography is known as the standard means of rendering a communication private. This research work describes an approach to develop Triple Data Encryption Standard Encryption Engine in FPGA that can be used as a standard device in the secured communication system. The hardware design has been targeted to implement on Altera FLEX10K and FLEX10KE devices. By trading off between the processing time and the security matters the key size of the 3DES encryption engine has been set to 64-bit, which practically provides a considerable amount of security to the communication system. The 3DES encryption engine has made use of 239 units of Logic Cell (LC) with 199MHz. It has been verified that this 3DES encryption engine can perform the 64-bit operation in less than 22.38us.
User

Abstract Views: 175

PDF Views: 0




  • Triple Data Encryption Standard Encryption Engine: A Hardware Approach

Abstract Views: 175  |  PDF Views: 0

Authors

Mohd. Marufuzzaman
Universiti Kebangsaan Malaysia, Department of Electrical, Electronic and Systems Engineering, Bangi - 43600, Selangor, Malaysia
Noorfazila Kamal
Universiti Kebangsaan Malaysia, Department of Electrical, Electronic and Systems Engineering, Bangi - 43600, Selangor, Malaysia
Fazida Hanim Hashim
Universiti Kebangsaan Malaysia, Department of Electrical, Electronic and Systems Engineering, Bangi - 43600, Selangor, Malaysia
Mamun Bin Ibne Reaz
Universiti Kebangsaan Malaysia, Department of Electrical, Electronic and Systems Engineering, Bangi - 43600, Selangor, Malaysia

Abstract


Cryptography is known as the standard means of rendering a communication private. This research work describes an approach to develop Triple Data Encryption Standard Encryption Engine in FPGA that can be used as a standard device in the secured communication system. The hardware design has been targeted to implement on Altera FLEX10K and FLEX10KE devices. By trading off between the processing time and the security matters the key size of the 3DES encryption engine has been set to 64-bit, which practically provides a considerable amount of security to the communication system. The 3DES encryption engine has made use of 239 units of Logic Cell (LC) with 199MHz. It has been verified that this 3DES encryption engine can perform the 64-bit operation in less than 22.38us.


DOI: https://doi.org/10.17485/ijst%2F2015%2Fv8i30%2F122302