Refine your search
Collections
Co-Authors
Journals
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Navaneethakrishnan, R.
- A Novel Paradigm to Eliminate Timing Violations using AHL
Abstract Views :200 |
PDF Views:0
Authors
Affiliations
1 Department of ECE, Kumaraguru College of Technology, Coimbatore – 641049, Tamil Nadu, IN
2 Karpagam Academy of Higher Education, Coimbatore - 641021, Tamil Nadu, IN
3 Department of ECE, Karpagam Academy of Higher Education, Coimbatore - 641021, Tamil Nadu, IN
1 Department of ECE, Kumaraguru College of Technology, Coimbatore – 641049, Tamil Nadu, IN
2 Karpagam Academy of Higher Education, Coimbatore - 641021, Tamil Nadu, IN
3 Department of ECE, Karpagam Academy of Higher Education, Coimbatore - 641021, Tamil Nadu, IN
Source
Indian Journal of Science and Technology, Vol 9, No 44 (2016), Pagination:Abstract
Objectives: This Paper presents a novel low power design approach for multipliers to eliminate timing violations. There are two major issues which are concentrated in this paper are positive bias temperature instability and negative bias temperature instability. Both the things affect the speed of transistor and leads to timing violations, which intern leads to the failure of an entire system. Methods: In this work, bypassing multiplier is used with adaptive hold logic. The implementation is done in 180 nm deep submicron CMOS technology. Findings: power consumption and error rate is studied after employing the AHL. Improvements: The experimental result shows that the performance of multipliers with AHL improved 72.8% when compared to existing methods and consumes less power.Keywords
AHL, Bypass Multipliers, Low Power Design, Instability, Timing Violations.- Spectrum Sharing in Multi-Hop Wireless Networks using Explicit Pacing Mechanism
Abstract Views :119 |
PDF Views:4