Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform


Affiliations
1 Sri Indu College Of Engg., Hyd, AP, India
2 Sri Indu College of Engg., Hyd, India
3 Pricol Limited, Hyd, AP, India
     

   Subscribe/Renew Journal


This brief presents a novel very large-scale integration (VLSI) architecture for discrete wavelet packet transform (DWPT).By exploiting the in-place nature of the DWPT algorithm, this architecture has an efficient pipeline structure to implement high-throughput processing without any on-chip memory/first-in first out access. A folded architecture for lifting-based wavelet filters is proposed to compute the wavelet butterflies in different groups simultaneously at each decomposition level. According to the comparison results, the proposed VLSI architecture is more efficient than the previous proposed architectures in terms of memory access,hardware regularity and simplicity, and throughput. The folded architecture not only achieves a significant reduction in hardware cost but also maintains both the hardware utilization and high-throughput processing with comparison to the direct mapped tree structured architecture.


Keywords

Discrete Wavelet Packet Transform (DWPT), Lifting Scheme, Pipeline Architecture, Very Large-Scale Integration (VLSI).
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 272

PDF Views: 4




  • Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform

Abstract Views: 272  |  PDF Views: 4

Authors

M. Suresh Babu
Sri Indu College Of Engg., Hyd, AP, India
K. Ashok Babu
Sri Indu College of Engg., Hyd, India
G. Kesavan
Pricol Limited, Hyd, AP, India

Abstract


This brief presents a novel very large-scale integration (VLSI) architecture for discrete wavelet packet transform (DWPT).By exploiting the in-place nature of the DWPT algorithm, this architecture has an efficient pipeline structure to implement high-throughput processing without any on-chip memory/first-in first out access. A folded architecture for lifting-based wavelet filters is proposed to compute the wavelet butterflies in different groups simultaneously at each decomposition level. According to the comparison results, the proposed VLSI architecture is more efficient than the previous proposed architectures in terms of memory access,hardware regularity and simplicity, and throughput. The folded architecture not only achieves a significant reduction in hardware cost but also maintains both the hardware utilization and high-throughput processing with comparison to the direct mapped tree structured architecture.


Keywords


Discrete Wavelet Packet Transform (DWPT), Lifting Scheme, Pipeline Architecture, Very Large-Scale Integration (VLSI).