Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

GF (2m) Based Low Complexity Multiplier for Elliptic Curve Cryptography Systems


Affiliations
1 Sethu Institute of Technology, Pulloor, Kariapatti, India
2 VLSI Design Dept., Sethu Institute of Technology, Pulloor, Kariapatti, India
     

   Subscribe/Renew Journal


This study presents a low complexity multiplier for elliptic curve cryptography system over the GF (2m). One of the basis of polynomial basis in Galois field is used to design the cryptography system. This paper presents an area-time efficient systolic structure for multiplication to the elliptic curve cryptography (ECC). Elliptic curve cryptography requires smaller key size, high speed and low bandwidth. It is provide the same security level like RSA in public key cryptography. Systolic structures are used to design the proposed multipliers. This proposed multipliers have low hardware requirements and regular structures; and they are suitable for VLSI implementations. The proposed design provides less area-delay and power-delay complexities over the existing designs. This low complexity multiplier based elliptic curve cryptography will be implemented using FPGA device.

Keywords

Galois Field, Polynomial Basis Multiplier, Elliptic Curve Cryptography, Systolic Structure.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 181

PDF Views: 3




  • GF (2m) Based Low Complexity Multiplier for Elliptic Curve Cryptography Systems

Abstract Views: 181  |  PDF Views: 3

Authors

K. Rajadurga
Sethu Institute of Technology, Pulloor, Kariapatti, India
S. Ram Kumar
VLSI Design Dept., Sethu Institute of Technology, Pulloor, Kariapatti, India

Abstract


This study presents a low complexity multiplier for elliptic curve cryptography system over the GF (2m). One of the basis of polynomial basis in Galois field is used to design the cryptography system. This paper presents an area-time efficient systolic structure for multiplication to the elliptic curve cryptography (ECC). Elliptic curve cryptography requires smaller key size, high speed and low bandwidth. It is provide the same security level like RSA in public key cryptography. Systolic structures are used to design the proposed multipliers. This proposed multipliers have low hardware requirements and regular structures; and they are suitable for VLSI implementations. The proposed design provides less area-delay and power-delay complexities over the existing designs. This low complexity multiplier based elliptic curve cryptography will be implemented using FPGA device.

Keywords


Galois Field, Polynomial Basis Multiplier, Elliptic Curve Cryptography, Systolic Structure.