Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Sanapala, Kishore
- Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Abstract Views :217 |
PDF Views:0
Authors
Affiliations
1 VLSI Division, School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, IN
1 VLSI Division, School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, IN