A Simulated Annealing-based Optimization Approach for Minimizing the THD in Asymmetric Cascaded Multilevel Inverter

José Araque*, Ramón Alvarez and Javier E. Sierra

Faculty of Engineering, Universidad de Sucre, Cra. 28 # 5-267, Sincelejo, Colombia; jose.araque@unisucre.edu.co, ramon.alvarez@unisucre.edu.co, javier.sierra@unisucre.edu.co

Abstract

Objectives: This paper focuses on the reduction of harmonic content in the voltage output waveform of a 31 level asymmetric monophasic cascaded multilevel inverter using the Simulated Annealing Optimization (SAO) algorithm. **Method**: The SAO algorithm was used to find the appropriate switching angles for the stages of the converter using MATLAB. First, the technique employed was simulated and evaluated; then, a prototype of the multilevel inverter was developed for validating the results obtained in simulation. **Findings**: The output waveform, the harmonic profile graphic, and THD evolution were obtained both the simulation and the prototype. The SAO algorithm allowed to calculate the appropriate switching angles for the asymmetric multilevel inverter, permitting to obtain a low THD (less than 5%), using a relatively low number of semiconductors compared with the symmetric topology. The SAO algorithm also allowed finding the solution of transcendental equations system through a heuristic approach, avoiding the local minima problem presented in traditional methods. **Novelty /Improvement:** The proposed method (SAO) avoids the potential issues with local minima present in traditional methods for the switching angles computation in cascaded multilevel inverters.

Keywords: Multilevel Inverter, Simulated Annealing, THD

1. Introduction

Nowadays the conversion of DC sources as battery banks, photovoltaic panels and fuel cells among others, in an AC output waveform is a critical process that requires the use of inverter circuits with high efficiency in the conversion process. The conventional inverters possess many disadvantages such as high Total Harmonic Distortion (THD), high voltage change rates (dv/dt), high switching stress and ElectroMagnetic Interferences (EMI). In recent years multilevel inverters have become an alternative to traditional two and three level inverters, especially in low and mid power applications due to having the capability of operating at high power using the medium voltage rated switches. The general concept behind of multilevel inverters involves a large number of switches based on power semiconductors such as MOSFET or IGBT that transform the electrical energy provided by direct voltage sources into small steps, achieving an AC waveform with a low

*Author for correspondence

harmonic content^{1.2}. There are three major topologies of a multilevel inverter: the Neutral Point Clamped (NPC) which was patented in 1980³, Flying Capacitor (FC) multilevel inverter, created in the 90's4, and Cascaded multilevel inverter or Cascaded H Bridge (CHB), developed in 1975⁵. Between these topologies, the cascaded multilevel inverter is the most used today because of its low number of switches compared with other inverters, besides, the CHB inverter is more "modular" and expandable than others¹. Nevertheless, one of the drawbacks of multilevel inverters is the need to compute the switching angles of the power semiconductors, because of the complexity of its commutation schemes and the major number of switches than traditional inverters. In the calculation of switching angles, a transcendental equation system must be resolved⁶. Some iterative methods as Resultant Theory and Newton Raphson are commonly employed and have been widely studied⁷⁻¹³. The issue with these methods is that it does need good initial guess and might not converge at some points, causing a problem of local minima. The heuristic based methods (Genetic Algorithms, Particle Swarm Optimization, Simulated Annealing among others) offer an interesting alternative for solving the issue of finding the solutions of the transcendental equations because allow to see it as an optimization problem. Various of these methods have been used successfully¹⁴⁻¹⁸.

In this work, the Simulated Annealing Optimization method is used to find the optimal solution to transcendental equation system that allows obtaining the switching angles for power semiconductors in a 31 level converter, reducing the THD to less than 5% (IEEE 519-1992 normative). The paper is organized as follows: Section 2 describes the 31 levels cascaded multilevel inverter with asymmetric topology. Section 3 discusses the Simulated annealing algorithm. Section 4 deals with optimization problem statement. Section 5 gives the simulation results and prototype followed by the conclusion.

2. 31 Level Asymmetric CHB Multilevel Inverter

Figure 1 shows the general scheme of monophasic CHB multilevel inverter. Each stage of the inverter has an independent DC power supply. Depending on the voltage of these power supplies and the appropriate commutation scheme, we can have two possibilities: Symmetric and Asymmetric converter.

If the value of power supplies is equal for every stage, the inverter is called "symmetric". The number of output levels can be found by:

$$N = 2s + 1 \tag{1}$$

where, N is the number of output levels and s is the number of stages. For example, in Figure 1, if the power supplies are the same for each stage (i.e. Vcc1=Vcc2=Vcc3=Vcc4=Vcc), it is possible to obtain N=9 output levels. Figure 2 shows the typical output waveform in blue and the fundamental harmonic in red, whereas Table 1 shows the switching pattern of this configuration for a half cycle. The other half cycle can be easily obtained by the symmetry of the sine wave.

On the other hand, if the power supplies are conveniently different, it is possible to achieve a major number of levels using the same number of semiconductors that the symmetric case. If the proportion between a power supply and the previous one is 2:1, i.e. if *Vccn=2Vccn-1*, the inverter is called "asymmetric". The number of output levels can be determined by:



Figure 1. Four stage monophasic CHB multilevel inverter.

$$N = 2^{s+1} - 1 \tag{2}$$

where, N is the number of output level and s is the number of stages. For example, in Figure 1, if the power supplies have 2:1 ratio (i.e. $Vcc2=2\cdot Vcc1$, $Vcc3=2\cdot Vcc2$, and $Vcc4=2\cdot Vcc3$), it is possible to obtain N=31 output levels with the same number of the power semiconductor. Note that in this configuration, $Vcc4=8\cdot Vcc1$. Figure 3 shows the typical output waveform in blue and the fun-

damental harmonic in red, whereas Table 2 shows the switching pattern of this configuration for a half cycle. The other half cycle can be easily obtained by the symmetry of the sine wave.

As can be seen in Table 2, the asymmetric configuration allows obtaining a staircase waveform very close to the sinusoidal waveform as long as the power semiconductors on each stage get fired in the precise angle (or time). This angles can be found in many ways. The

Stage 1 On switches	Stage 2 On switches	Stage 3Stage 4On switchesOn switches		Output level	
S13, S14	S23, S24	\$33, \$34	S43, S44	0V	
S11, S14	S23, S24	\$33, \$34	S43, S44	+Vcc	
S11, S14	S21, S24	\$33, \$34	S43, S44	+2Vcc	
S11, S14	S21, S24	\$31, \$34	S43, S44	+3Vcc	
S11, S14	S21, S24	\$31, \$34	S41, S44	+4Vcc	
S11, S14	S21, S24	\$31, \$34	S43, S44	+3Vcc	
S11, S14	S21, S24	\$33, \$34	S43, S44	+2Vcc	
S11, S14	S23, S24	\$33, \$34	S43, S44	+Vcc	
S13, S14	\$23, \$24	\$33, \$34	S43, S44	0V	

 Table 1.
 Switching pattern for the four stage CHB Symmetric multilevel inverter



Figure 2. Typical output for the four stage CHB Symmetric multilevel inverter.

most common method is called Selective Harmonic Elimination (SHE)¹⁹, that consists in to solve a transcendental equation system, which describes mathematically the staircase waveform and whose solution gives us the angles of the firing of the power devices. The output volt-

age waveform is stepped as shown in Figure 2 and Figure 3 and can then be expressed as:

$$Vout = \sum_{n=1}^{\infty} \frac{4Vcd}{n\pi} \left[\sum_{k=1}^{s} cos(n\theta_k) \right] sen(n\omega t)$$
(3)

Stage 1 On switches	Stage 2 On switches	Stage 3 On switches	Stage 4 On switches	Output level	
S13, S14	S23, S24	\$33, \$34	S43, S44	0V	
S11, S14	S23, S24	\$33, \$34	S43, S44	+Vcc	
\$13, \$14	S21, S24	\$33, \$34	S43, S44	+2Vcc	
S11, S14	S21, S24	\$33, \$34	S43, S44	+3Vcc	
S13, S14	S23, S24	\$31, \$34	S43, S44	+4Vcc	
S11, S14	S23, S24 S31, S34		S43, S44	+5Vcc	
S13, S14	S21, S24	\$31, \$34	S43, S44	+6Vcc	
S11, S14	S11, S14 S21, S24		S43, S44	+7Vcc	
S13, S14	\$23, \$24	\$33, \$34	S41, S44	+8Vcc	
S11, S14	S23, S24	\$33, \$34	S41, S44	+9Vcc	
S13, S14	S21, S24	\$33, \$34	S41, S44	+10Vcc	
S11, S14	S21, S24	\$33, \$34	S41, S44	+11Vcc	
S13, S14	\$23, \$24	\$31, \$34	S41, S44	+12Vcc	
S11, S14	\$23, \$24	\$31, \$34	S41, S44	+13Vcc	
S13, S14	S21, S24	\$31, \$34	S41, S44	+14Vcc	
S11, S14	S11, S14 S21, S24		S41, S44	+15Vcc	
S13, S14	S21, S24	\$31, \$34	S41, S44	+14Vcc	
S11, S14	\$23, \$24	\$31, \$34	S41, S44	+13Vcc	
S13, S14	\$23, \$24	\$31, \$34	S41, S44	+12Vcc	
S11, S14	\$21, \$24	\$33, \$34	S41, S44	+11Vcc	

 Table 2.
 Switching pattern for the four stage CHB Asymmetric multilevel inverter

S13, S14	S21, S24	\$33, \$34	S41, S44	+10Vcc
S11, S14	S23, S24	\$33, \$34	S41, S44	+9Vcc
S13, S14	S23, S24	\$33, \$34	S41, S44	+8Vcc
S11, S14	S21, S24	\$31, \$34	S43, S44	+7Vcc
S13, S14	S21, S24	\$31, \$34	S43, S44	+6Vcc
S11, S14	S23, S24	\$31, \$34	S43, S44	+5Vcc
S13, S14	S23, S24	\$31, \$34	S43, S44	+4Vcc
S11, S14	S21, S24	\$33, \$34	S43, S44	+3Vcc
S13, S14	S21, S24	\$33, \$34	S43, S44	+2Vcc
S11, S14	\$23, \$24	\$33, \$34	S43, S44	+Vcc
S13, S14	S23, S24	\$33, \$34	S43, S44	0V

Table 2 Continued



Figure 3. Typical output for the four stage CHB Asymmetric multilevel inverter.

k is a positive integer (1, 2, 3, 4, 5, ..., s).

where:

n is the odd harmonic order (1, 3, 5, 7, 9, ...).

is the *kth* switching angle and must satisfy:

s is the inverter stages number.

$$\theta_1 < \theta_2 < \dots < \theta_1 < \pi/2 \tag{4}$$

From Equation (3), the amplitude of the odd harmonics, including the fundamental component can be expressed as:

$$h_n = \frac{4Vcd}{n\pi} \sum_{k=1}^{s} \cos(n\theta_k) \tag{5}$$

Expanding the above equation, we have:

$$h_n = \frac{4Vcd}{n\pi} \left[\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s) \right]$$
(6)

The switching angles $\{\theta_1, \theta_2, ..., \theta_s\}$ can be selected such that the total harmonic distortion of voltage is minimal. The transcendental equation system generated by Equation (6) must be solved in such way that the fundamental harmonic (h_1) to be the desired value and all of the other harmonics to be equal 0. The multilevel inverter considered in this paper has a Vcc=12V, so Vcc2=24V, Vcc3=48V and, Vcc4=96V.

3. Simulated Annealing Optimization (SAO)

SAO is a probabilistic method proposed by Kirkpatrick, Gelett, and Vecchi in 1983²⁰, with the aim to find the global minima of a cost function which can have many local minima. SAO algorithm works by imitating a physical process by which a solid is cooled slowly until eventually its molecular structure is frozen and passes to minimal energy configuration.

The SAO algorithm starts with a random estimation of the values of the cost function variables. Heating allows

modifying randomly the value of the variables. A higher heat implies best random variations. The cost function returns the output f, associated with a variable set. If the output decreases, then the new variable set replaces the old one. If the output increases, then the output is accepted, as long as²¹:

$$r \le e^{\left[f(P_{old}) - f(P_{new})\right]}_{T}$$
(7)

where, r is a random number and T is a representation of temperature. If the Equation (7) is not satisfied, then the new set of variables is rejected. Therefore, even if the new set of variables leads to a worse cost, this can be accepted with a certain probability. The new set of variables is found taken a random step from the old set of variables:

$$P_{new} = d \cdot P_{old} \tag{8}$$

where, *d* is uniformly distributed around of *Pold*. This control variable establishes the step size so that the beginning the algorithm is forced to make big changes in the value of the variables. Occasionally, the changes move the algorithm away for the optimal, which forces to the algorithm to explore new regions of the search space. After a certain number of iterations, the new sets of variables do not longer give place to more low costs. At this point, the values of *T* and *d* are decreased by a certain percentage and the algorithm is repeated. The algorithm is stopped when *T*=0. The decrement of *T* is called cooling schedule. There are many possibilities for the cooling schedule. If the initial temperature is T_0 and Tf is the final temperature, then the temperature in the *n* step is as follows:

$$T_n = f(T_0, T_N, N, n) \tag{9}$$

where, f is decremented with the time. Some cooling schedules are:

-Linearly decrescent:

$$T_n = T_0 - n(T_0 - T_N)/N.$$
(10)

-Geometrically decrescent:

$$T_n = 0.99T_{n-1}$$
 (11)

-Hayjek optimal:

$$T_n = c/\log(1+n) \tag{12}$$

where, c is the smallest variation required to exit from a local minimum.

In the SAO algorithm, the temperature usually drops slowly so the algorithm has a chance to find the right minimum before to try to go to the lowest point of the search surface.

4. Optimization Problem Statement

As described in section 2, it is necessary to find the appropriate values of the firing angles θ_k that permit to obtain a stepped waveform similar to a sine wave. This can be seen as an optimization problem, where the SAO algorithm must minimize the THD satisfying the equation (4), reducing all the harmonic components h_n except the fundamental harmonic h_n , which is the component that interests us. So the optimization problem can be considered as follows:

To minimize:

$$THD\% = \sqrt{\left(\frac{1}{h_1^2}\right) \sum_{n=3}^{\infty} (h_n^2) \cdot 100}$$
(13)

where:

 h_1 is the fundamental harmonic amplitude.

 h_n is the *nth* harmonic amplitude, for *n* odd.

Satisfying the transcendental equation system obtained from Equation (6) as follows:

$$\begin{array}{c} \cos(\theta_1 \cdot t) + \cos(\theta_2) + \cos(\theta_3) + \cdots + \cos(\theta_{15}) = m \\ \cos(3 \cdot \theta_1) + \cos(3 \cdot \theta_2) + \cos(3 \cdot \theta_3) + \cdots + \cos(3 \cdot \theta_{15}) = 0 \\ \cos(5 \cdot \theta_1) + \cos(5 \cdot \theta_2) + \cos(5 \cdot \theta_3) + \cdots + \cos(5 \cdot \theta_{15}) = 0 \\ \cos(7 \cdot \theta_1) + \cos(7 \cdot \theta_2) + \cos(7 \cdot \theta_3) + \cdots + \cos(7 \cdot \theta_{15}) = 0 \\ \cos(9 \cdot \theta_1) + \cos(9 \cdot \theta_2) + \cos(9 \cdot \theta_3) + \cdots + \cos(9 \cdot \theta_{15}) = 0 \\ \cos(11 \cdot \theta_1) + \cos(11 \cdot \theta_2) + \cos(11 \cdot \theta_3) + \cdots + \cos(11 \cdot \theta_{15}) = 0 \\ \cos(13 \cdot \theta_1) + \cos(13 \cdot \theta_2) + \cos(13 \cdot \theta_3) + \cdots + \cos(13 \cdot \theta_{15}) = 0 \\ \cos(15 \cdot \theta_1) + \cos(15 \cdot \theta_2) + \cos(15 \cdot \theta_3) + \cdots + \cos(15 \cdot \theta_{15}) = 0 \\ \end{array}$$

where:

 $m = \frac{\pi \cdot V_1}{4 \cdot Vcc}, V_i \text{ is the peak amplitude of the funda$ mental and*Vcc*is the value of the power supply in the firststage of inverter.

(14)

subject to the following constraints:

$$\begin{split} h_1 &= 169.7V \\ h_n &= 0 \ for \ n > 1 \ odd \\ 0 &< \theta_1 < \theta_2 < \theta_3 < \cdots \theta_{15} < \frac{\pi}{2} \end{split}$$

5. Simulation and Prototype

The optimization algorithm SAO was developed in Mat lab^{*} and a model of the asymmetric multilevel inverter was implemented on Simulink as can be seen in Figure 4. The simulations were carried out to obtain the optimized parameters. To verify the simulation results, a prototype of the multilevel inverter was developed and the



Figure 4. Simulink model of CHB multilevel inverter.

switching angles calculated by the SAO algorithm were programmed on a PIC18F4550 MCU. Figure 5 shows the block diagram of the developed system whereas Figure 6 shows the assembly of the experiment. A data acquisition system based on the Agilent DSO3202-A digital oscilloscope has been used to perform the visualization and analysis of the waveform obtained, as well as the measurement of the THD value.



Figure 5. Block diagram of the prototype.



Figure 6. Experimental setup for 31 level CHB multilevel inverter.



Figure 7. Simulated output waveform of the 31 level CHB asymmetric multilevel inverter.

Table 3 summarizes the optimal firing angles obtained by SAO algorithm (in degrees), whereas Figure 7 shows the output waveform of the 31 level asymmetric multilevel inverter with Vcc=12V, Vcc2=24V, Vcc3=48V, and



Figure 8. Harmonic profile of the simulated 31 level CHB asymmetric multilevel inverter.



Figure 9. THD evolution vs. Iterations of SAO algorithm.



Figure 10. Firing angles evolution vs. Iterations of SAO algorithm.



Figure 11. Harmonics evolution vs. Iterations of SAO algorithm.



Figure 12. Real output waveform of the 31 level CHB asymmetric multilevel inverter.

Vcc4=96V. Figure 8 makes evident the reduction of harmonic content and, therefore the minimization of THD. Figure 9 shows the evolution of THD throughout iterations of SAO algorithm, achieving a THD=2.1%, whereas Figure 10 shows the evolution of firing angles. Figure 11 shows the evolution of first four harmonics. Figure 12 shows the real waveform obtained in the prototype, whereas Figure 13 presents the harmonic profile. In this case, a THD=2.26% was obtained.



Figure 13. Harmonic profile of the 31 level CHB asymmetric multilevel inverter

 Table 3.
 Firing angles obtained by SAO algorithm (in degrees)

$\theta_{_{1}}$	θ_2	$\theta_{_3}$	$\theta_{_4}$	$\theta_{_5}$	$\theta_{_6}$	$\theta_{_{7}}$	θ_{s}	$\theta_{_{9}}$	$\theta_{_{10}}$	$\theta_{_{II}}$	$\theta_{_{12}}$	$\theta_{_{13}}$	$ heta_{_{14}}$	$\theta_{_{15}}$
1.41	6.38	11.53	14.1	18.17	22.51	26.82	30.35	35.7	42.21	47.2	55.17	58.81	73.29	89.23

6. Results and Discussion

As can be seen in Figures 7 and 12, the output waveform obtained by the SAO algorithm is very close to a sine wave and its harmonic content is significantly low, as shown in Figures 8 and 13. The SAO algorithm allowed to obtain a THD of 2.1% in the simulation and a THD of 2.27% in the prototype, satisfying the IEEE 519-1992 normative (THD<5%). In Figure 9 it can see how the THD evolves throughout the algorithm iterations and it achieves a minimum value at the last iterations. The same can be seen in Figures 10 and 11 where the firing angles and the harmonics find the optimal values with each SAO algorithm iteration.

7. Conclusion

In this work, the SAO algorithm was used to find the optimal firing angles in a 31 level multilevel inverter with the aim to minimize the THD, achieving values of 2.1% (simulation) and 2.27% (prototype). The stepped output waveform has a low harmonic content due to the high number of levels and the use of asymmetric topology. Nevertheless, the use of this topology can be difficult in practice due to the value of power supplies necessary for each stage of the inverter. The use of the SAO algorithm allows that it is not necessary to approach the solution of the transcendental equations formally since this algo-

rithm explores the search space from several points of the solution and does not focus on finding an exact solution but the optimal solution to the problem. Finally, it is important to remark that the SAO algorithm is a heuristic based method. This implies that it can give slightly different solutions in each execution but always it satisfies the optimization problem.

8. References

- Rodriguez J, Lai JS, Peng FZ. Multilevel inverters: Survey of topologies, controls and applications. IEEE Transactions on Industrial Applications. 2002 Aug; 49(4):724–38.
- Pandey A, Singh B, Chandra A, Al-Haddad K, Kothari DP. A review of multilevel power converters. Journal of the Institution of Engineers. 2006 Mar; 86:220–31.
- Baker R. High-voltage converter Inverter Circuit. U.S. Patent 0 420 3 151; 1980 May.
- Lavieville J, Carrere P. Electronic circuit for converting electrical energy and power supply installation making use thereof. U.S. Patent 5668711; 1997 Sep. p. 1–6.
- Peng F, Lai J. Multilevel cascade voltage-source inverter with separate DC sources. U.S. Patent 5642 275; 1997 Jun. p. 1–18.
- Rasheed M, Omar R, Sabari A, Sulaiman M. Validation of a Three-phase cascaded multilevel inverter based on Newton Raphson (N.R.). Indian Journal of Science and Technology. 2016 May; 9(20):1–8. Crossref.
- Chiasson J, Tolbert L, McKenzie K, Du Z. Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants. IEEE Transactions on Control Systems Technology. 2005 Mar; 13(2):216–23. Crossref.
- 8. Ahmadi D, Wang J. Selective harmonic elimination for multilevel inverters with unbalanced DC inputs. Proceedings

of IEEE Vehicle Power and Propulsion Conference, United States of America; 2009. p. 773–8. Crossref.

- Wells J, Nee B, Chapman P, Krein P. Selective harmonic control: a general problem formulation and selected solutions. IEEE Transactions on Power Electronics. 2005 Nov; 20(6):1337–45. Crossref.
- Krikor K, Mohammed J. Optimum design of single-phase cascade multilevel inverter using OHESW technique. Engineering & Technology. 2008; 26(12):1492–507.
- Bektas E, Karaka H. Harmonic minimization technique for multilevel inverter using cascaded H-bridge modules. Proceedings of International Scientific Conference, Bulgari; 2015. p. 139–43.
- Rao YV, Jayaraman M, Sreedevi VT. Neutral point clamped and cascaded H-bridge multilevel inverter topologies – A comparison. Indian Journal of Science and Technology. 2016 Dec; 9(45):1–8.
- Santhi MA. Cascaded multilevel inverter of 11 levels for RL load with reduced distortion. Indian Journal of Science and Technology. 2015 Aug; 8(19):1–8.
- Gajpal T, Hedau N. A comparative survey on harmonic optimization of multilevel inverter. Imperial Journal of Interdisciplinary Research. 2016; 2(9):1780–4.
- Azhar S, Kannana R, Suresh M. Exploration of modulation index in multi-level inverter using particle swarm optimization algorithm. Proceedings of IEEE International Symposium on Robotics and Intelligent Sensors, Japan; 2016. p. 17–20. PMid:27477781
- Hemachandu P, Veera V, Kusuma N, Mohan D, Kiran K. Influence of advanced multi-carrier modulation scheme for 15-level multilevel inverter using ANFIS controller. Indian Journal of Science and Technology. 2016 Mar; 9(11):1–8. Crossref.
- Kumar SLV, Spandana KM. Harmonic analysis of PSO tuned PI controller gains for multilevel inverter base P and O MPPT photovoltaic system. Indian Journal of Science and Technology. 2016 Dec; 9(S1):1–8.

- Díaz J, Pabón L, Pardo A. THD improvement of a PWM cascade multilevel power inverter using genetic algorithms as optimization method. WSEAS Transactions on Power Systems. 2015; 10:46–54.
- Kumar J, Das B. Selective harmonic elimination technique for a multilevel inverter. Proceedings of Fifteenth National Power Systems Conference, India; 2008. p. 608–13.
- Kirkpatrick S, Gelatt CD, Vecchi MP. Optimization by simulated annealing. Science Magazine. 1983 May; 220(4598):671–80. Crossref.
- 21. Haupt R, Haupt SE. Simulated annealing. Practical Genetic Algorithms. 2nd Edition. Willey-Interscience: United States of America; 2004. p. 187–9.