

Implementation of Health Monitoring System using Mixed Environment

Neha Sinha^{1*} and V. Ravi²

School of Electronics Engineering, VIT University, Chennai-600127, Tamil Nadu, India;

neha.sinha2013@vit.ac.in, ravi.v@vit.ac.in

Abstract

Background: Research shows that the health care cost per capita have grown 2.4 percent faster than the gross domestic product (GDP) since 1970. The aim of this paper is to present a useful model of wireless system that can combine both hardware and software environments and it can also integrate with other technologies or infrastructure at a low cost, which can be used for the patient monitoring system. **Methods:** The biomedical sensor which is attached to the patient, will read analog data. The recorded data will be converted digitally by using Analog to Digital Converter (ADC) and a FPGA transmitter will be used to send this data to Phase Shift Keying (PSK) transmitter. The modulated data will be received by PSK receiver and another FPGA receiver will be used to get the data back on the system. For behavioural modelling Verilog hardware descriptive language is used to provide a high level abstraction and language constructions. And the Simulink software is used to provide a high-level mathematical modelling condition for digital communication system which can be used for the verification and algorithm development. The important modules implemented for the transmitter and receiver FPGA are bus interfacing, compression and the data framing. **Findings:** A short range wireless health monitoring wireless system is modelled by using a mixed software and hardware simulation environment. At all the stages of the hardware and software designs, different types of languages like Verilog HDL codes and MATLAB used to verify the operation of the modules. The behavioural HDL designed of the FPGA transmitter and receiver will be interfaced with the RF Simulink models of PSK transmitter and receiver by using System Generator (Sysgen) tool that acts as the converter simulator. A realistic design model of health monitoring system is implemented which can be used for future hardware design. Compression and framing are the two main operations used in the transmitter side. Data compression is implemented by Run-Length Encoding method and for data framing high data link control protocol has been used. The unique features of this models simulation are low cost, less complexity, low power dissipation and efficient data transmission. Finally the FPGA based healthcare system allows us to change the design configurations or up gradation of the system based on the requirements. **Conclusion:** In this paper distributed simulation approach is used for designing the health monitoring system which allows checking the specification of design at all the stages. Simulation by HDL and Simulink mixed models in not the objective of this work, but to prove that realistic design is possible for future health care system design.

Keywords: Field Programmable Gate Array (FPGA), Hardware Description Language (HDL), Health Monitoring System, Phase Shift Keying (PSK).

1. Introduction

The rising home health care cost is pushing any Nation to the brink on a multiple fronts. The soaring cost of medical care infers less money in the pocket which forces hard choices about needed care, balancing food and rent etc. But on the other hand, the advancement in wireless technology and internet are developing rapidly which

opened some new opportunity for the health service to reconsider the traditional model of health monitoring system for patient care¹. Research shows that in the next 25 years, the global population which are over the age of 65 years will be increased by 88%².

A number of researches are going on towards the new generation of the wireless technology application in the field of medical science which lead to an improvement in

* Author for correspondence

the quality of patient care and also in the cost reduction³. Wireless telemetry is one of the best technologies of the wireless in health care. A wireless health monitoring device will be attached to the patient and physicians can monitor the patient from anywhere across the town. But this type of wearable health monitoring equipment has some critical features like long battery life, lightweight and small dimensions⁴. It also requires that the device should continuously monitor during the normal activity of patient and protect the privacy of user. This type of equipment must produce a high-quality signal, be easy to remove or wear, should be robust and suitable for all the environment conditions and users⁵. To achieve the described demands, a model is presented in this work and its key features are low power consumption, low complexity and efficient data transmission.

2. Co-simulation using System Generator (Sysgen)

Distributed simulation approach is used for the mixed simulation which will allow checking the specification of design at all the stages⁶. At all the stages of the hardware and software designs, different types of languages can be used like Verilog HDL codes and MATLAB.

The behavioural HDL designed of the FPGA transmitter and receiver will be interfaced with the RF Simulink models of PSK transmitter and receiver by using System Generator (Sysgen)⁷ tool that acts as the converter simulator. Sysgen is a tool which is developed from the Xilinx in a Simulink environment of MATLAB; it provides the capability of designing or modelling and implementing a high performance Digital Signal Processing (DSP) system blocks in a FPGA. It will provide a high speed HDL co-simulation interface mechanism to the ModelSim simulator⁸⁻¹¹. Verilog HDL is used to design both behavioural and hardware synthesisable blocks and Simulink software is used to design all the system-level blocks for wireless transmitter and receiver.

3. System Specifications

The block diagram of the health monitoring system is shown in Figure 1. The recorded data from the sensor contains analog data which will be converted into digital signal by using Analog to Digital Converter (ADC) and a FPGA transmitter will be used to send this data to Phase Shift Keying (PSK) transmitter.




Figure 1. Block diagram of the system.

The modulated data will be received by the PSK receiver and another FPGA receiver will be used to get the data back on the system. The Behavioural model of both the transmitter and the receiver blocks is implemented by using Simulink software.

4. FPGA Transmitter and Receiver




Figure 2. Building blocks of the transmitter FPGA.




Figure 3. Sample of Electrocardiography (ECG) test.

The block diagram of FPGA transmitter is shown in Figure 2. The FPGA transmitter will process on digital data like interfacing, buffering, compression and framing and then it will pass through the PSK transmitter. All the

The block diagram illustrates the system architecture with the following components and connections:

- PSK Receiver** (Green box) sends data (black arrow) to the **Clock and Data Recovery Unit** (Yellow box).
- Clock and Data Recovery Unit** sends data (black arrow) to the **HDLCL De-Framer** (Yellow box).
- HDLCL De-Framer** sends data (black arrow) to the **RLE De-Compressor Unit** (Blue box).
- RLE De-Compressor Unit** sends data (black arrow) to the **1024 Bits FIFO** (Yellow box).
- 1024 Bits FIFO** sends data (black arrow) to the **SPI Unit** (Orange box).
- SPI Unit** sends data (black arrow) to the **PC Display** (Green box).
- Control signals** (red arrows) are sent from the **PSK Receiver** to the **Clock and Data Recovery Unit**, **Finite State Machine**, and **1024 Bits FIFO**.
- Control signals** are sent from the **Finite State Machine** to the **HDLCL De-Framer** and **1024 Bits FIFO**.
- Control signals** are sent from the **HDLCL De-Framer** to the **Finite State Machine** and **RLE De-Compressor Unit**.
- Control signals** are sent from the **RLE De-Compressor Unit** to the **Finite State Machine** and **1024 Bits FIFO**.
- Control signals** are sent from the **1024 Bits FIFO** to the **Finite State Machine** and **SPI Unit**.
- Control signals** are sent from the **SPI Unit** to the **PC Display**.

The Finite State Machine (FSM) controller controlled the operation of system units and the flow of data through the system. At the receiver end, the system units of the FPGA is organised as shown in Figure 4. To extract the clock from the received bit stream, a data recovery unit is included into the receiver side of FPGA. To re-construct the original data byte sent by the transmitter side FPGA, HDLC de-framer and the RLE de-compressor blocks are designed.

Serial to Peripheral Interface (SPI) is defined as a hardware communications protocol which is developed by Motorola, a de facto standard and which is later adopted by other industry. The SPI bus is a synchronous data link type setup which has a master/slave interface and it can support up to the speed of 10 Mbps and it also operates at full duplex mode.

Vol 8 (20) | August 2015 | www.indjst.org

The diagram illustrates the internal components and connections of the SPI peripheral. Key components include:

- DIVIDER (2, 4, 8, 16, 32, 64, 128):** Provides clock division to the SELECT and SPI CONTROL blocks.
- SELECT:** Receives the chip select signal and outputs $\overline{SS}$ and $\overline{CS}$ to the SPI CONTROL and SPI STATUS REGISTER.
- 8 BIT SHIFT REGISTER / READ DATA BUFFER:** Manages data shifts between the SPI STATUS REGISTER and the SPI CONTROL REGISTER. It has MSB and LSB inputs/outputs.
- SPI CONTROL:** The main control block that interfaces with the SPI STATUS REGISTER, SPI CONTROL REGISTER, and the 8-bit shift register. It receives $\overline{CS}$ and $\overline{SS}$ signals.
- SPI STATUS REGISTER:** Holds the current status of the SPI peripheral, including the $\overline{SS}$ pin status.
- SPI CONTROL REGISTER:** Holds the configuration for the SPI peripheral, including the $\overline{CS}$ pin status.
- Clock Logic:** Generates the internal clock signal from the external $\overline{CS}$ pin.
- PIN CONTROL / I/O LOGIC:** Manages the $\overline{CS}$ pin configuration and status, including the $\overline{SS}$ pin status.

Connections and signals shown include:

- SELECT:** Outputs $\overline{SS}$ and $\overline{CS}$ to the SPI CONTROL and SPI STATUS REGISTER.
- SPI CONTROL:** Receives $\overline{CS}$ and $\overline{SS}$ signals. It outputs $\overline{CS}$ and $\overline{SS}$ to the SPI STATUS REGISTER.
- SPI STATUS REGISTER:** Outputs $\overline{CS}$ and $\overline{SS}$ to the SPI CONTROL.
- SPI CONTROL REGISTER:** Outputs $\overline{CS}$ and $\overline{SS}$ to the SPI CONTROL.
- Clock Logic:** Outputs the internal clock signal to the SPI CONTROL.
- PIN CONTROL / I/O LOGIC:** Outputs $\overline{CS}$ and $\overline{SS}$ to the SPI CONTROL.

The SPI is double buffered on read, but not on write. The write will be unsuccessful, if write is performed during the data transfer but the transfer occurs uninterrupted. This condition will cause the write collision (WCOL) status bit in the SPSR to be set. After a data byte is shifted, the SPIF flag of the SPSR is set.

[illegible]

4.2 RLE Compressor and De-compressor

Indian Journal of Science and Technology | 3

count. SPI protocol is used to get the data from analog to digital convertor which contains sequence of ones and zeros. RLE compressor is used to compress the data which repeats.




Figure 7. Simulation output waveform of RLE Compressor.

Figure 7 shows the simulation output waveform of run length encoding compressor which compresses the input data 11110011 to 101 with run count of 2, 2 & 4. And Figure 8. shows the RLE Decompressor which decompresses the input 101 to 11110011.




Figure 8. Simulation output waveform of RLE Decompressor.

4.3 HDLC Framer and De-framer

The main core of the FPGA transmitter is HDLC framer. HDLC which falls under the International Organization for Standardization (ISO)- ISO 4335 and ISO 3309 which is a bit oriented Protocol. It specifies a standard packetization for serial links. It supports both full-duplex and half-duplex communication lines, multi-point network and point to point, non-switched and switched channels. For reliable delivery it supports a simple sliding-window. Most of the applications used the HDLC's unreliable delivery mode which provides retransmission at the higher levels.

HDLC reduces the possibility of errors because the control information bit is always be in the same position

of frame and in the frame a specific bit pattern is used to represent the error bit and the data. Link Access Procedure-Balanced (LAP-B) and Synchronous Data Link SDLC; these two subsets are widely in used for the data link transfer.

4.3.1 HDLC Transmitter

HDLC transmitter consists of following main blocks

- Transmitter controller
- Transmit register
- Frame Check Sequence (FCS) generator
- Bit stuffer
- Flag/Abort generator
- Address insertion

The working function of each module is as follows

HDLC transmitter controller has the main responsibility of the generating and controlling all possible and required internal signals which is necessary and use by the all other different modules of the transmitter. Finite State Machine (FSM) approach will be used to implement the transmitter controller and the delay elements are implemented by using the D flip-flop. Transmit register module will capture the data at the rising edge of the each clock pulse.

Bit stuffer is responsible to distinguish between flag pattern and the original data of the same pattern.




Figure 9. Block Diagram of HDLC Transmitter.




Figure 10. RTL view of HDLC Transmitter.

Flag and abort generator module is used to generate opening flag when the data is available to transmit. Figure 9 shows the block diagram of HDLC Transmitter with the different modules.

Figure 10 shows the RTL view of different units of HDLC transmitter and their connection, the coding is done using Verilog HDL which is synthesizable.

4.3.2 HDLC Receiver




Figure 11. Block diagram of HDLC receiver.

Figure 11 shows the block diagram of HDLC receiver which has modules like- Flag and Abort detection, zero detection, FCS checker, serial to parallel converter and receiver controller.

The working function of each module is as follows

At each and every clock cycle flag and abort detector will compare the input and the register content with the flag and abort pattern. And it will report the detection through the FLAG and ABORT signal to the control unit. When five consecutive ones will be received, then a Zero signal will be asserted to inform the control unit that the incoming bit is an inserted zero. At every clock cycle, the FCS checker circuit will compare the value of scan register with the FCS generator and it will send the result to control unit. At every eight clock cycle the serial to parallel converter will load a byte data to the output and it has its own counter. HDLC receiver controller has the main responsibility of the generating and controlling all the possible and required internal signals which is necessary and use by the all other different modules of the receiver.

Figure12 shows the RTL view of different units of HDLC receiver and their connection, the coding is done using Verilog HDL which is synthesizable.

Figure 13 shows the simulation output waveform of HDLC transmitter and receiver. An input 01001000 is

transmitted through the HDLC transmitter as a frame and the HDLC receiver de-framed the data at the receiver side. Targeted speed was 400 MHz.




Figure 12. RTL view of HDLC Receiver.




Figure 13. Simulink output waveform of HDLC protocol.

4.4 PSK Transmitter and Receiver Implementation using Simulink

In Phase Shift Keying (PSK) modulation technique¹⁵ phase angle of the carrier wave is varied or modulated according to the message signal. If the message signal or received data is of logic '1' then the modulated signal will have a phase shift of 180 degree and if the message signal or received data is of logic '0' then the modulated signal will have a phase shift of 0 degree which is shown in equation (1) and equation (2) respectively.

In BPSK carrier is used to represent 0 or 1 as:

$$s(t) = A \cos(2\pi f_c t + \pi) \text{ For binary '1'} \quad (1)$$

$$s(t) = A \cos(2\pi f_c t + \pi) \text{ For binary '0'} \quad (2)$$

In this project PSK transmitter and receiver block diagram is implemented using both Simulink blocks and System Generator blocks which is used to generate the Verilog code.

Sysgen is a tool which is developed from the Xilinx in a Simulink environment of MATLAB; it provides the capability of designing or modelling and implementing a high performance Digital Signal Processing (DSP) system

blocks in a FPGA. It will provide a high speed HDL co-simulation interface mechanism to the ModelSim simulator.




Figure 14. Simulink block diagram of PSK transmitter using system generator.

Figure 14 shows the block diagram of PSK transmitter. If the message signal is of logic '1' then the modulated signal will have a phase shift of 180 degree and if the message signal is of logic '0' then the modulated signal will have a phase shift of 0 degree which can be implemented by using a multiplexer.




Figure 15. Simulink block diagram of PSK receiver.

Figure 15 shows the block diagram of PSK receiver. The modulated signal is passed through the channel which is having Additive White Gaussian Noise (AWGN). The AWGN is a basic noise model used in the information theory to show the effect of random processes which occurs in nature.

The modulated signal is multiplied with the carrier wave and passed through the low pass filter to get back the desired message signal. The output waveform of PSK transmitter is shown in Figure 16.

Figure 17 shows the output waveform of PSK receiver of each stage and the final waveform of message signal is also shown.




Figure 16. Output waveform of PSK Transmitter.




Figure 17. Output waveform of PSK Receiver.

5. Conclusion

A short range health monitoring wireless system is modelled in this paper by using a mixed software and hardware simulation environment. For behavioural modelling Verilog hardware descriptive language is used to provide a high level abstraction and language constructions. And the Simulink software is used to provide a high-level mathematical modelling condition for digital communication system which can be used for the verification and algorithm development.

The important modules implemented for the transmitter and receiver FPGA are bus interfacing, compression and the data framing. SPI protocol is used for the bus interfacing. RLE compression technique is used to compress the data bytes which are stored into the memory with an optimal number of run and states. The HDLC protocol has been used for framing the data and it also provides a very useful technique that is a mechanism to handle the error to the receiver. The FPGA modules have been implemented and verified. And all units were synthesizable. A PSK transmitter and receiver module which can be used for the short range wireless communication system is also implemented.

A realistic design model of health monitoring system is implemented which can be used for future hardware design.

6. Acknowledgement

No study can be done in a single day by a single person but it is a result of long experimentation and observation where the required environment consisting of many people play a vital role in initializing and completing a work.

7. References

1. Folke M, Andreasson J, HokB, Linden MG, Ekstrom M, Backlund Y. Artefact reduction in telemetric ECG monitoring. Proceedings 12th Nordic Baltic Conference on Biomedical Engineering and Medical Physics; 2002 Jun; Island. 2:18–22.
2. Reina-Tosina J, Rao LM, Prado M, Vera J. Home health telecare and the elderly in Spain: Technologies involved and the methodological issues. Proceedings IEEE/EMBS 23rd Annual International Conference, Turkey. 2001 Oct; 4:3563–6.
3. Banitsas KA, Istepanian RSH, Tachakra S, Owens TJ. Modelling issues of wireless LANs for accident and emergency departments. Proceedings IEEE/EMBS 23rd Annual International Conference; 2001 Oct; Turkey. 4:3540–3.
4. Guillen JM, Millet J, Cebrian A. Design of a prototype for dynamic electrocardiography monitoring using GSM technology. Proceedings IEEE/EMBS 23rd Annual International Conference; 2001 Oct; Turkey. 4:3956–9.
5. Martel S, Hatsappoulos N, Hunter I, Donoghue J, Burgert J, Malasek J, Wiseman C, Dyer R. Development of a wireless brain implant: the telemetric electrode array system (TEAS) project. Proceedings IEEE/EMBS 23rd Annual International Conference; 2001 Oct; Turkey. 4:3594–7.
6. Kim Y, Kim K, Shin Y, Ahn T, Sung W, Choi K, Ha S. An integrated hardware-software co-simulation environment for heterogeneous systems prototyping. Proceedings 7th IEEE International Workshop Rapid System Prototyping (RSP'96); 1996 Jun; Thessaloniki Greece. p. 66–77.
7. Xilinx Documentation, System Generator user guide, version 8.1. 2010 Jul.
8. Darrel RJ. Data synchronization simulation using the mathworks. Proceedings IEEE conference on Communications, converging technologies for tomorrow's applications, Dallas, USA. 1996 Jun; 2:706–10.
9. Bateman A, Haines DM. Direct conversion transceiver design for compact low-cost portable mobile radio terminals. Proceedings Conference IEEE Vehicular Technology VTC; 1989 May. p. 57–62.
10. Steyaert M, Borremans M, Janssens J, de Muer B, Itoh I, Craninckx J, Crols J, Morifuji E, Momose S, Sansen W. A single chip CMOS transceiver for DCS-1800 wireless communications. IEEE ISSCC, Digest of technical Papers; 1998 Feb; San Francisco, USA. p. 48–9.
11. Cho T, Kang D, Dow S, Chun-Huat H, Bang SS. A 2.4 GHz dual-mode 0.18 μ m CMOS transceiver for Bluetooth and 802.11b. IEEE ISSCC, Digest of technical Papers; 2003 Feb; San Francisco, USA. p. 88–9.
12. Jan C, Michiel S. A fully integrated 900 MHz CMOS double quadrature downconverter. IEEE ISSCC, Digest of Technical Papers; 2003 Feb; San Francisco, USA. p. 136–7.
13. Michale R, Patel A. Performance analysis of an HDLC based protocol with data compression. Comput Commun. J. 1997; 20(7):567–75.
14. Pui-In MM, Weng-leng M, Seng-Pan U, Martins RP. I/Q imbalance modeling of quadrature wireless transceiver analog front-ends in SIMULINK. Proceedings 58th IEEE Vehicular Technology; 2003 Oct; VTC, Orlando, USA. 4:2371–4.