Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Mathew, Ajay
- The Enhancements In Storage Capacity And Long-term Data Retention Of Multidimensional Flash Memory In Modern Microcircuit Applications
Abstract Views :95 |
PDF Views:0
Authors
Affiliations
1 SPC Free Zone, AE
1 SPC Free Zone, AE
Source
ICTACT Journal on Microelectronics, Vol 8, No 1 (2022), Pagination: 1295-1300Abstract
Generally, flash memory is a type of permanent memory for computers in which the contents can be reprocessed or erased electronically. Compared to programmable read-only memory that can erase electricity, operations on it can be performed on modules located in different locations. Flash memory is much less expensive than EEPROM, which is why it has become a dominant technology. Especially, in situations, this stable and long-term data retention is required. Its use is allowed in various cases like digital audio players, photo and video cameras, mobile phones and smartphones, and specialized Android applications on the memory card. Additionally, it is also used on USB flash drives, traditionally used to store and transfer information between computers. The proposed model provides enhancements to the storage capacity of various flash memory modules. In a saturation point, the proposed model achieved 93.03% of NOR Memory management, 89.31% of NAND Memory management, 94.25% of Ferroelectric RAM Memory management, and 94.53% of Magnetic RAM Memory management, 96.05% of Ovonic Unified Memory management and 96.16% of Salcogenide RAM Memory management.Keywords
Flash Memory, Permanent Memory, Read-Only Memory, EEPROM, Data Retention, USB Flash DrivesReferences
- Chyi Shiang Hoo, Kanesan Jeevan, Velappa Ganapathy and Harikrishnan Ramiah, “Variable-Order Ant System for VLSI Multi Objective Floorplanning”, Applied Soft Computing, Vol. 13, No. 7, pp. 3285-3297, 2013.
- Jackey Z. Yan and Chris Chu, “Defer: Deferred Decision Making Enabled Fixed-Outline Floorplanning Algorithm”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 29, No. 3, pp. 367-381, 2010.
- Po Hsun Wu and Tsung Yi Ho, “Bus-driven Floorplanning with Thermal Consideration”, Integration the VLSI Journal, Vol. 16, No. 4, pp 369-381, 2013.
- Teng Sheng Moh, Tsu Shuan Chang and S.L. Hakimi, “Globally Optimal Floorplanning for a Layout Problem”, IEEE Transactions on Circuits System I Fundamental Theory and Applications, Vol. 43, No. 5, pp. 713-720, 1996.
- Chuan Lin, Hai Zhou and Chris Chu, “A Revisit to Floorplan Optimization by Lagrangian Relaxation”, Proceedings of IEEE/ACM International Conference on Computer Aided Design, pp. 164-171, 2006.
- Jackey Z. Yan and Chris Chu, “SDS: An Optimal Slack Driven Block Shaping Algorithm in Fixed Outline Floorplanning”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 32, No. 2, pp. 175-188, 2013.
- H. Jeon, Y.-B. Kim and M. Choi, “A Novel Technique to Minimize Standby Leakage Power in Nanoscale CMOS VLSI”, Proceedings of the International Conference on Instrumentation and Measurement Technology, pp. 1372-1375, 2009.
- Kaushik Roy, “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Sub micrometer CMOS Circuits”, Proceeding of the IEEE, Vol. 91, No. 2, pp. 305-327, 2003.
- Cassondra Neau and Kaushik Roy, “Optimal Body Bias Selection for Leakage Improvement and Process Compensation Over Different Technology Generations”, IEEE International Symposium on Low-Power Electronics and Design, No.312, pp. 116-121, 2003.
- Kyung Ki Kim, Yong-Bin Kim, Minsu Choi and Nohpill Park, “Leakage Minimization Technique for Nanoscale CMOS VLSI Based on Macro- Cell Modeling”, IEEE Design and Test of Computers, Vol. 24, No. 4, pp. 322-330, 2007.
- Paul R. Gray, “Analysis and Design of Analog Integrated Circuits”, 4th Edition, Wiley, 1993.
- Betty Lise Anderson and Richard L. Anderson, “Fundamentals of Semiconductor Devices”, McGraw-Hill, 2005.
- Kyung Ki Kim and Yong-Bin Kim, “A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems”, IEEE Transactions on Very Large Scale Integrated Systems, Vol. 17, No. 4, pp. 517-528, 2009.
- V. Muralitharan and M. Jagadeeswari, “An Enhanced Carry Elimination Adder for Low Power VLSI Implementation”, International Journal of Engineering Research and Applications, Vol. 2, No. 2, pp. 1477-1482, 2012.
- N. R. Divya and K. Kannadasan, “Logic Complexity Reduction and VLSI Architecture for Image Compression using Conventional Adders”, International Journal of Electrical and Communication Engineering for Applied Research, Vol. 2, pp. 31-35, 2014.
- N. R. Divya and K. Kannadasan, “Image compression using DA-DCT Logic Through VLSI structure with Power Enhancement Scheme”, International Journal of Graphics and Image Processing, Vol. 4, No. 1, pp. 32-37, 2014.
- N. Do, “Scaling of Split-Gate Flash Memory with 1.05V Select Transistor for 28 nm Embedded Flash Technology”, Proceedings of IEEE International Workshop on Memory, pp. 1-3, 2018.
- C. Duangthong, W. Phakphisut and P. Supnithi, “Capacity Enhancement of Asymmetric Multi-Level Cell (MLC) NAND Flash Memory using Write Voltage Optimization”, Proceedings of International Technical Conference on Circuits/Systems, Computers and Communications, pp. 1-4, 2019.
- N. Shibata, “13.1 A 1.33Tb 4-bit/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology”, Proceedings of IEEE International Conference on Solid- State Circuits, pp. 210-212, 2019.
- Y. Sugiyama, T. Yamada, C. Matsui and K. Takeuchi, “Reconfigurable SCM Capacity Identification Method for SCM/NAND Flash Hybrid Disaggregated Storage”, Proceedings of IEEE International Workshop on Memory, pp. 1-4, 2017.
- D.H. Kim, “A 1 Tb 4b/cell 5th-Generation 3D-NAND Flash Memory with 2ms tPROG, 110us tR and 1.2Gb/s/pin Interface”, Proceedings of IEEE International Workshop on Memory, pp. 1-4, 2021.
- D. Kim and S. Kang, “Partial Page Buffering for Consumer Devices with Flash Storage”, Proceedings of IEEE International Conference on Consumer Electronics, pp. 177-180, 2013.
- N. Shibata, “13.1 A 1.33Tb 4-bit/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology”, Proceedings of IEEE International Conference on Solid-State Circuits, pp. 210-212, 2019.
- M. Fukuchi, S. Suzuki, K. Maeda, C. Matsui and K. Takeuchi, “BER Evaluation System Considering Device Characteristics of TLC and QLC NAND Flash Memories in Hybrid SSDs with Real Storage Workloads”, Proceedings of IEEE International Symposium on Circuits and Systems, pp. 1-4, 2021.
- The Management and Reduction of Digital Noise in Video Image Processing by Using Transmission based Noise Elimination Scheme
Abstract Views :69 |
PDF Views:1
Authors
Affiliations
1 Department of Information Technology, K.L.N. College of Engineering, IN
2 Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, IN
3 Department of Electronics and Communication Engineering, SNS College of Technology, IN
4 SPC Free Zone, AE
1 Department of Information Technology, K.L.N. College of Engineering, IN
2 Department of Electronics and Communication Engineering, Sri Eshwar College of Engineering, IN
3 Department of Electronics and Communication Engineering, SNS College of Technology, IN
4 SPC Free Zone, AE
Source
ICTACT Journal on Image and Video Processing, Vol 13, No 1 (2022), Pagination: 2797-2801Abstract
Digital noise is an image defect that is approximately close to the pixel size and differs in brightness or color from the original image. Noise reduction plays an important role in the transmission, processing and compression of video footage and images. There are a large number of methods for removing noise from images, and they can be used not only by special processing programs, but also in some photo and video cameras. Despite this, there is still no universal filtering algorithm, because when processing an image, there is always a need to choose between preserving small details with properties such as size and noise to eliminate unwanted effects. In this paper, a management and reduction of digital noise in video image processing was discussed in the basis of transmission based noise elimination. In addition, that the proposed scheme easily overcomes the various types of noise. It will identify the spoil the image with another type of noise. Hence the noise affected part will eliminated and reduce the effects of noise.Keywords
Digital Noise, Pixel Size, Brightness, Color, Original Image, Transmission, Processing.References
- Rafael C. Gonzalez, Richard E. Woods and Steven L. Eddins, “Digital Image Processing Using MATLAB”, Pearson Prentice Hall, 2003.
- Rafael C. Gonzalez and Richard E. Woods, “Digital Image Processing”, Prentice Hall, 2008.
- A.K. Jain, “Fundamentals of Digital Image Processing”, Prentice Hall, 1989.
- Pitas I and A.N. Venetsanopoulos, “Nonlinear Mean Filters in Image Processing”, IEEE Transactions on Acoustics, Speech and Signal Processing, Vol. 34, No.3, pp. 573-584, 1986.
- S. Sudha, G.R. Suresh and R. Sukanesh, “Speckle Noise Reduction in Ultrasound Images using Context - based Adaptive Wavelet Thresholding”, IETE Journal of Research, Vol. 55, No. 3, pp. 135, 2009.
- Anil K. Jain, “Fundamentals of Digital Image Processing”, Prentice-Hall, 1989.
- Manish Goyal and Gianetan Singh Sekhon, “Hybrid Threshold Technique for Speckle Noise Reduction using Wavelets for Grey Scale Images”, International Journal of Computer Science and Technology, Vol. 2, No. 2, pp. 620-625, 2011.
- David L. Donoho, “De-Noising by Soft-Thresholding”, IEEE Transactions on Information Theory, Vol. 41, No. 3, pp. 613- 627, 1995.
- R. Sivakumar and D. Nedumaran, “Performance Study of Wavelet Denoising Techniques in Ultrasound Images”, Journal of Instrument Society of India, Vol. 39, No. 3, pp. 194-197, 2009.
- D. Fabijanska and D. Sankowski, “Noise Adaptive Switching Median-Based Filter for Impulse Noise Removal from Extremely Corrupted Images”, IET Image Processing, Vol. 5, No.5, pp. 472-480, 2011.
- Bo Xiong and Zhouping Yin, “A Universal De-Noising Framework with a New Impulse Detector and Non-Local Means”, IEEE Transactions Image Processing, Vol. 21, No. 4, pp. 1663-1675, 2012.
- R. Gayathri and R.S. Sabeenian, “Fast Impulse Noise Removal Algorithm for Medical Images using Improved Weighted Averaging Filtering”, International Journal of Printing, Packaging and Allied Sciences, Vol. 4, No. 1, pp. 661-668, 2016.
- Xuming Zhang and Youlun Xiong, “Impulse Noise Removal Using Directional Difference Based Noise Detector and Adaptive Weighted Mean Filter”, IEEE Signal Processing Letters, Vol. 16, No. 4, pp. 295-298, 2009.
- R. Gayathri and R.S. Sabeenian, “An Independent EdgePreserving Algorithm for Multiple Noises”, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 2, No. 12, pp. 625-632, 2013.
- R. Gayathri and R.S. Sabeenian, “Weighted Square Masking Filter for Efficient Removal of impulse Noise”, International Journal of Electronics and Communication and Computer Engineering, Vol. 5, No. 1, pp. 249-253, 2014.