Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Dubey, Rupesh
- Comparative Analysis of Different Topologies Based on Network-on-chip Architectures
Abstract Views :481 |
PDF Views:3
Authors
Affiliations
1 Electronics and Communication IES-IPS Academy, Indore, IN
1 Electronics and Communication IES-IPS Academy, Indore, IN
Source
International Journal of Electronics and Communication Engineering, Vol 6, No 1 (2013), Pagination: 29-40Abstract
As the integration density and complexity of the system-on-Chip (SOC) increases, the conventional interconnects are not suitable to fulfil the demands. The application of traditional network technologies in the form of Network-on-Chip is a possible solution. NoC design space has numerous variables. As an improved topology is selected complexities decrease and power-efficiency increases. In this paper, the main research field in Network-on-chip design focussing on optimized topology design is analyzed. The simulation is modelled using a conventional network simulator tool ns-2, in which by selecting proposed Topology 35.7 % reduction in traversing the longest path is observed.Keywords
NoC, SoC, Routing, Mesh, ns-2, TCLReferences
- M. Horowitz, R. Ho, and K. Mai, “The future of wires”, Proc. IEEE, vol. 89, pp. 490-504, Apr 2001.
- Radu Marchulescu et. al. outstanding research problems in NOC design: system, micro architecture and circuit perspect
- R.Dafali, J-Ph.Diguet and M.Sevaux, “Key Research Issues for Reconfigurable Network-on-Chip”, 2008 IEEE International Conference on Reconfigurable Computing and FPGAs ives IEEE transactions on computer aided design of integrated circuits and systems vol. 8 , No. 1, Jan 2009.
- Murali, S., P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli and L. Raffo, “Design of application- specific networks on chips with floorplan information,” in: Proc. of the International Conf. on Computer-Aided Design, 2006.
- Srinivasan, K. and K. S. Chatha, “A low complexity heuristic for design of custom network-on-chip architectures”, in: Proceedings of DATE, 2006
- D. Wiklund and D. Liu, “Switched Interconnects for System-on-a-Chip Designs,” in IP2000, Oct 2000, pp. 192-198.
- P. Guerrier and A. Greiner, “ A Generic Architecture for On-Chip Packet-Switched Interconnections,” in DATE March 2000, pp. 250-256.
- A. Hemani, A Jantsch, S. Kumar, J. Oberg, M. Millberg, and D. Lindqvist , “Network-on-Chip: An Architecture for Billion Transistor Era,” in Norchip, 2000
- W. Dally and B. Towles, “ Route Packets, Not Wires: On- Chip Interconnection Networks,” in DAC, June 2001, pp. 684-689
- L. Benini and G.de Micheli, “ Networks on chip: A New SoC Paradigm,” IEEE computer Vol 35, No. 1 pp. 70-78, Jan 2002
- S. Kumar et al ,” A Network-on-Chip Architecture and Design Methodology,” in VLSI, Apr. 2002, pp. 105-112
- P. Wielage and k. goossens, “ Networks on Silicon: Blessing or Nightmare?,” in DSD, Sep 2002, pp. 196-200
- J. P. Soininen , A. Jantsch, M. Forsell A. Pelkonen, J. Kreku and S. Kumar , “Extending Platform-based Design to Network –on-Chip Systems,” in VLSI Design, Jan 2003, pp 401-408
- J. Hankel , W. Wolf and S. Chakradhar, “ On-Chip Networks: A Scalable Communication-Centric Embedded System Design Paradigm,” in VLSI Jan. 2004, pp 845- 851.
- U. Y. Ogras, J. Hu, and R. Marculescu, “ Key Research Problems in NoC Design: A Hollistic Prespective,” in CODES , Sep. 2005, pp. 69- 75.
- J. Owens et al , “ Research Challenges for On-Chip Interconnection Networks,” IEEE Micro, vol 27,no. 5, pp. 96-108, Sep-Oct 2007.
- A. Jantsch and H. Tenhunen , Eds. , “Networks on Chip,” Dordrecht , The Netherlends: Kluwer Academic Publishers, 2003.
- J. Nurmi, H. Tenhunen, J. Isoaho, and A. jantsch Eds. “Interconnects – Centric design for Advanced SoC and NoC,” Dodrecht , The Netherlends: Kluwer Academic Publishers, 2004.
- “Networks on Chip: Technology and Tools,” Morgan Kaufmann, 2006.
- D. Bertozzi et al., “Xpipes: A network-on-chip architecture for gigascale system-on-chip,” IEEE Circuits Syst. Mag., vol. 4, no. 2, pp. 18–31, 2004.
- E. Rijpkema et al., “Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip,” in Proc. Des., Autom. Test Europe Conf., Mar. 2003, pp. 350–355.
- V. Nollet et al., “Operating-system controlled network on chip,” in Proc. Des. Autom. Conf., Jun. 2004, pp. 256–259
- J.-S. Kim et al., “On-chip network based embedded core testing,” in Proc. IEEE Int. SoC Conf., Sep. 2004, pp. 223–226
- S.-J. Lee et al., “An 800 MHz star-connected on-chip network for application to systems on a chip,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 468–469
- M. Taylor et al., “A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 170
- Jongman Kim Dongkook Park Nicopoulos, C. Vijaykrishnan, N. Das, C.R., “Design and analysis of an NoC architecture from performance, reliability and energy perspective”, symposium on architecture for networking and communication systems, ANCS 2005, pp. 173-182
- Banerjee, A. Wolkotte, P.T. Mullins, R.D. Moore, S.W. Smit, G.J.M.,” An Energy and Performance Exploration of Network-on-Chip Architectures”, IEEE transactions on VLSI systems, vol 17, no. 3, March 2009
- Salminen et al. , “Survey of Network-on-Chip Proposals,” OCP-IP, Mar 2008
- Nikolay K. Kavaldjiev, “A run-time reconfigurable Network-on-Chip for streaming DSP applications,” CTIT Ph.D.-thesis Series No. 06-91
- ARM, "AMBA Specification," Rev. 2.0, 1999, http://www.arm.com/
- IBM, "The CoreConnect™ Bus Architecture," 1999, http://www.ibm.com/
- OCP-IP, "Open Core Protocol Datasheet," 2004, http://www.ocpip.org/
- VSIA, "On-Chip Bus Attributes Specification," Rev. 1, 2001, http://www.vsi.org/
- N. Thepayasuwan and A. Doboli, "Layout conscious bus architecture synthesis for deep submicron systems on chip," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE 2004), Paris, France, 2004, pp. 108 -113.
- P. T. Wolkotte, G. J. M. Smit, N. Kavaldjiev, J. E. Becker, and J. Becker, ”Energy Model of Networks-on-Chip and a Bus," in Proceedings of the International Symposium on System-on-Chip (SoC'05), Tampere, Finland, 2005, pp. 82-85.