A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Aditya, G.
- Design and Analysis of Low Power Generic Circuits in Nano Scale Technology
Authors
1 Department of ECE, MVGR College of Engineering, Vizianagaram, Andhra Pradesh, IN
Source
International Journal of Electronics and Communication Engineering, Vol 5, No 1 (2012), Pagination: 35-47Abstract
Power consumption of Very Large Scale Integrated (VLSI) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally dynamic (switching) power has dominated the total power consumption of VLSI circuits. However, due to process scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Based on the International Technology Roadmap for Semiconductors (ITRS) report, the sub-threshold leakage power dissipation of a chip may exceed dynamic power dissipation at the 65nm feature size.
A new approach is considered to reduce leakage power in VLSI design; named as "SLEEPY KEEPER". Dual Vth values can be applied to sleepy keeper in order to dramatically reduce sub threshold leakage current. For applications spending the vast majority of time in sleep or standby mode requires low area, high performance and maintenance of exact logic state, the sleepy keeper approach provides a new weapon. SLEEPY KEEPER approach is applied to generic logic circuits and obtained results are compared with well established leakage current reduction techniques like SLEEP, STACK, ZIGZAG, SLEEPY-STACK approaches.
Keywords
Sleepy Keeper, Leakage Power, DelayReferences
- N. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, and V. Narayanan, “Leakage current: Moore’s Lawmeets static power,” IEEE Comput., vol. 36, no. 12, pp. 68–75, Dec.2003.
- S. Mutoh et al., “1-V Power Supply High-speed Digital Circuit Technology with Multi threshold-Voltage CMOS,” IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, pp. 847-854, August 1995.
- M. Powell, S.-H. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, “Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep submicron Cache Memories,” International Symposium on Low Power Electronics and Design, pp. 90-95, July 2000.
- K.-S. Min, H. Kawaguchi and T. Sakurai, “Zigzag Super Cut-off CMOS Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era,” IEEE International Solid- State Circuits Conference, pp. 400-401, February 2003.
- Z. Chen, M. Johnson, L. Wei and K. Roy, “Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks,” International Symposium on Low Power Electronics and Design, pp. 239-244, August 1998.
- J.C. Park, V. J. Mooney III and P. Pfeiffenberger, “Sleepy Stack Reduction of Leakage Power,” Proceeding of the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158, September 2004.
- Se Hun Kim, Vincent J. Mooney III Sleepy Keeper: a New Approach to Lowleakage Power VLSI Design, VLSI, 2006 IFIP international conference.
- Tanner EDA, http://www.tannereda.com/.
- Microwind EDA, http://www.microwind.net/.
- Synopsys Inc., http://www.synopsys.com/.
- S. Kim and V. Mooney, “The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4 bit Adder,” Technical Report GITCERCS-06-03, March 2006.