Abstract Views :94 |
PDF Views:0
Authors
Affiliations
1 Sembodai Rukmani Varatharajan Enginnering College, Sembodai, Tamilnadu, IN
Source
International Journal of Scientific Engineering and Technology, Vol 3, No 6 (2014), Pagination: 826-829
Abstract
At present technology, power saving technique is one of the important criteria while designing a hardware for RC4 stream cipher. So this paper proposes a BCD to Excess-3-adder to build an efficient hardware with parallel processing system for low power consumption without compromising the speed and security in cryptography. Loop unrolling and Pipeline concepts are used for expeditious hardware implementation. This design is realized on XC3S100E FPGA with VHDL language.
Keywords
BCD to Excess-3-Adder, Cryptography, Loop Unrolling, Pipelining, RC4, Stream Cipher.
Full Text