Open Access Open Access  Restricted Access Subscription Access

Effects of Metal Gate Electrode and HfO2 in Junction Less Vertical Double Gate MOSFET


Affiliations
1 VLSI Design Lab, Lovely Professional University, Phagwara, Punjab, India
2 ABV Indian Institute of Information Technology and Management, Gwalior, M.P., India
 

In this paper, we propose a novel design analysis for a Junctionless Double Gate Vertical MOSFET (JLVMOS) with metal gate electrode and HfO2, for which the simulations have been performed using TCAD (ATLAS), The simulated results exhibits significant improvements in comparison to conventional JLVMOS device with a polysilicon gate electrode and ITRS values for different node technology. In place of polysilicon gate and SiO2 we have used metal gate and hafnium dioxide (HfO2) respectively and observed that metal gate electrode with HfO2 in JLVMOS shows drain current is 1.77mA, for a gate voltage of 1V and an average subthreshold swing, DIBL (Drain Induced Barrier Lowering) effect and leakage current are 61.01mV per decade, 40.4mV/V and 1.4nA/μm respectively. This significant improvement in drain current can be exploited for various low power high-performance circuit applications.

Keywords

DIBL, Junctionless Vertical Double Gate MOSFET (JLVMOS), DIBL (Drain Induced Barrier Lowering), Leakage Current (IOFF), Subthreshold Swing (S. Swing), TCAD Tool.
User
Notifications
Font Size

Abstract Views: 90

PDF Views: 0




  • Effects of Metal Gate Electrode and HfO2 in Junction Less Vertical Double Gate MOSFET

Abstract Views: 90  |  PDF Views: 0

Authors

Jagdeep Rahul
VLSI Design Lab, Lovely Professional University, Phagwara, Punjab, India
Shekhar Yadav
ABV Indian Institute of Information Technology and Management, Gwalior, M.P., India
Vijay Kumar Bohat
ABV Indian Institute of Information Technology and Management, Gwalior, M.P., India

Abstract


In this paper, we propose a novel design analysis for a Junctionless Double Gate Vertical MOSFET (JLVMOS) with metal gate electrode and HfO2, for which the simulations have been performed using TCAD (ATLAS), The simulated results exhibits significant improvements in comparison to conventional JLVMOS device with a polysilicon gate electrode and ITRS values for different node technology. In place of polysilicon gate and SiO2 we have used metal gate and hafnium dioxide (HfO2) respectively and observed that metal gate electrode with HfO2 in JLVMOS shows drain current is 1.77mA, for a gate voltage of 1V and an average subthreshold swing, DIBL (Drain Induced Barrier Lowering) effect and leakage current are 61.01mV per decade, 40.4mV/V and 1.4nA/μm respectively. This significant improvement in drain current can be exploited for various low power high-performance circuit applications.

Keywords


DIBL, Junctionless Vertical Double Gate MOSFET (JLVMOS), DIBL (Drain Induced Barrier Lowering), Leakage Current (IOFF), Subthreshold Swing (S. Swing), TCAD Tool.