Refine your search
Collections
Co-Authors
Journals
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Narkhede, S. S.
- Design and Simulation of a 10 GSPS Low Power Sample and Hold Less Analog to Digital Converter Using Carbon Nanotube Field Effect Transistors
Abstract Views :226 |
PDF Views:7
Authors
Affiliations
1 Department of Electronics and Telecommunication Engineering, Pune Institute of Computer Technology, IN
1 Department of Electronics and Telecommunication Engineering, Pune Institute of Computer Technology, IN
Source
ICTACT Journal on Microelectronics, Vol 3, No 2 (2017), Pagination: 404-410Abstract
A 5 bit sample-and-hold less pipelined ADC is presented for high speed and low power applications. The architecture is designed using 32nm CNFET model in Hspice and simulation is carried out at 10 GSPS sampling rate. From the simulation results, the SNDR is found out to be 32.89dB at Nyquist frequency and the ERBW is found to be 3GHz from 2 to 5GHz in which ENOB is guaranteed to be above 4.6. The average power consumed is 5.031mW for a supply voltage of 1.4V and FoM is 53.32fJ/step.Keywords
CNFET, ADC, Pipelined, GSPS.
References
- Shuang Zhu, Benwei Xu, Bo Wu, Kiran Soppimath and Yun Chiu, “A 0.073-mm2 10-GS/s 6-Bit Time-Domain Folding ADC in 65-nm CMOS with Inherent DEM”, Proceedings IEEE Custom Integrated Circuits Conference, pp. 1-4, 2015.
- Yongsheng Xu, Leonid Belostotski and James W. Haslett, “A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy”, IEEE Transactions on Very Large Scale Integration Systems, Vol.22, No. 11, pp. 2316-2325, 2014.
- M.W. Chen, L.R. Carley and D.S. Ricketts, “A Process-Technology-Scaling-Tolerant Pipelined ADC Architecture Achieving 6-Bit and 4GS/s ADC in 45nm CMOS”, Proceedings of IEEE 14th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, pp. 16-18, 2014.
- Dong-Ryeol Oh, Jong-In Kim, Min-Jae Seo, Jin-Gwang Kim and Seung-Tak Ryu, “A 6-bit 10-GS/s 63-mW 4xTI Time-Domain Interpolating Flash ADC in 65-nm CMOS”, Proceedings of 41st European Solid-State Circuits Conference, pp. 323-326, 2015.
- Matt Straayer et al., “27.5 A 4GS/s Time-Interleaved RF ADC in 65nm CMOS with 4GHz Input Bandwidth”, Proceedings of IEEE International Solid-State Circuits Conference, pp. 464-465, 2016.
- J. Deng and H.S. Philip Wong, “A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region”, IEEE Transactions on Electron Devices, Vol. 54, No. 12, pp. 3186-3194, 2007.
- J. Deng and H.S. Philip Wong, “A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part II: Full Device Model and Circuit Performance Benchmarking”, IEEE Transactions on Electron Devices, Vol. 54, No. 12, pp. 3195-3205, 2007.
- P.A. Gowri Sankar and G. Sathiyabama, “A Novel CNFET Technology Based 3 Bit Flash ADC for Low-Voltage High Speed SoC Application”, International Journal of Engineering Research in Africa, Vol. 19, pp. 19-36, 2016.
- P.E. Allen and Douglas R. Holberg, “CMOS Analog Circuit Design”, 2nd Edition, Oxford University Press, 2002.
- R. Jacob Baker, “CMOS Circuit Design Layout and Simulation”, Wiley IEEE Press, 1998.
- Design and Analysis of Leaky Wave Antenna to Generate the Bessel Beam
Abstract Views :128 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Telecommunication, Pune Institute of Computer Technology, IN
1 Department of Electronics and Telecommunication, Pune Institute of Computer Technology, IN