ICTACT Journal on Microelectronics

Meenu Anna George ¹, A. Aravindhan ¹, G. Lakshminarayanan ²

Affiliations
1 Department of Electronics and Communication Engineering, Saintgits College of Engineering, IN
2 Department of Electronics and Communication Engineering, National Institute of Technology, Tiruchirappalli, IN

Abstract

Network-on-chip (NoC) is a relatively new technology to signaling that enables not only more efficient interconnects but also more efficient design and verification processes for modern SoCs. The communication through the NoC is performed by enabling processing element (PE) to send and receive packets through the network fabric composed of switches/routers connected together through physical links or channels. For effective global on-chip communication, routers provide efficient routing with comparatively low complexity and high performance. Communication deadlock may appear at the router network and can cause performance degradation and system failure. Based on these studies, a five port priority based router is proposed. Port selection logic is used for selecting the ports for data transmission to selective ports. The proposed router shows better performance when tested in Mesh and Torus topology. Round Robin Algorithm is used in arbiter, which handles the process with priority and has low power consumption. The designed router is implemented in Artix 7, Spartan 6 and Virtex 7 using Xilinx ISE 14.7 design tool and power consumption of five port router is taken in Synopsis VHDL and power compiler tool.

Keywords

Network-On-Chip, Router, Communication Deadlock, Port Selection Logic, Round Robin Algorithm.

Full Text