Refine your search
Collections
Co-Authors
Journals
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Patidar, Hemant
- Literature Survey On Area Optimization Of Cmos Full Adder Design
Abstract Views :94 |
PDF Views:0
Authors
Affiliations
1 Division of Postgraduate Studies and Research, Oriental University, IN
2 Department of Electronics and Communications Engineering, Oriental University, IN
1 Division of Postgraduate Studies and Research, Oriental University, IN
2 Department of Electronics and Communications Engineering, Oriental University, IN
Source
ICTACT Journal on Microelectronics, Vol 7, No 4 (2022), Pagination: 1241-1244Abstract
In this paper, a novel architecture for a dynamic logic-based full adder is introduced and analyzed. In full adder architecture, the XOR and XNOR gates are commonly employed as basic logic units. In the report, improved XOR and XNOR logic gate topologies are employed to produce a full adder circuit. The envisioned XOR/XNOR gate architecture has a full logic cycle. The suggested adder design is modelled using a traditional 180 nm CMOS technique. The simulated outcomes using the SPICE simulation tool demonstrated that the proposed network has significant advantages in energy loss and efficiency while compared to previously published designsKeywords
MOS Current-Mode Logic (MCML), Ternary Full-Adder (TFA), Low Power, Gate-Diffusion-Input (GDI), Ripple Carry Adder (RCA)
References
- S. Malipatil, Vikas Maheshwari and Marepally Bhanu Chandra, “Area Optimization of CMOS Full Adder Design Using 3T XOR”, Proceedings of International Conference on Wireless Communication Signal Processing and Networking, pp. 1-7, 2020.
- Aloke Sahaa, Rakesh Kumar Singh, Pragya Gupta and Dipankar Pal, “DPL-Based Novel CMOS 1-Trit Ternary
- S. Sharmila Devi and V. Bhanumathi, “Design of Reversible Logic based Full Adder in Current Mode Logic Circuits”, Microprocessors and Microsystems, Vol. 76, No. 1, pp. 118, 2020.
- Manan Mewada, Mazad Zaveri, Ratnik Gandhi and Rajesh Thakker, “Transmission Gate and Hybrid Cmos Full Adder Characterization and Power-Delay Product Estimation based on Mathematical Model”, Procedia Computer Science, Vol. 171, pp. 999-1008, 2020.
- S. Akhter, “An Efficient CMOS Dynamic Logic- Based Full Adder”, Proceedings of International Conference on Signal Processing and Communication, pp. 1-8, 2020.
- Harsh Yadav, Amit Kumar Goyal and Ajay Kumar, “Design Analysis and Comparative Study of GDI Based Full Adder Design”, Proceedings of International Conference on Signal Processing and Communication, pp. 991-998, 2020.
- A. Parveen and T. Tamil Selvi, “Power Efficient Design of Adiabatic Approach for Low Power VLSI Circuits”, Proceedings of International Conference on Electrical Energy Systems, pp. 87-97, 2019.
- M. Hasan, “A Novel Hybrid Full Adder based on Gate Diffusion Input Technique, Transmission Gate and Static CMOS Logic”, Proceedings of International Conference on Gate High Speed Computing, Communication and Networking Technologies, pp. 443-456, 2019.
- K. Murugan and S. Baulkani, “VLSI Implementation of Ultra Power Optimized Adiabatic Logic Based Full Adder Cell”, Microprocessors and Microsystems, Vol. 70, pp. 1520, 2019.
- Khaled Alhaj, “MRL Crossbar-Based Full Adder Design”, Proceedings of IEEE International Conference on Electronics, Circuits and Systems, pp. 154-160, 2019.
- Malti Bansal and Jasmeet Singh, “Qualitative Analysis of CMOS Logic Full Adder and GDI Logic Full Adder using 18 nm FinFET Technology”, Proceedings of International Conference on Recent Developments in Control, Automation and Power Engineering, pp. 330-338, 2019.
- Inamul Hussain and Saurabh Chaudhury, “Performance Comparison of 1-Bit Conventional and Hybrid Full Adder Circuits”, Proceedings of International Conference on Advances in Communication, Devices and Networking, pp.43-50, 2018.
- Muhammad Hussnain, “Low Power 4× 4 Bit Multiplier Design using Dadda Algorithm and Optimized Full Adder”, Proceedings of International Bhurban Conference on Applied Sciences and Technology, pp. 78-86, 2018.
- Lei Wang and Guangjun Xie, “Novel Designs of Full Adder in Quantum-Dot Cellular Automata Technology”, The Journal of Supercomputing, Vol. 74, pp. 4798-4816, 2018.
- Firdous Ahmad, “Modular Design of Ultra-Efficient Reversible Full Adder-Subtractor in QCA with Power Dissipation Analysis”, International Journal of Theoretical Physics, Vol. 57, pp. 1-16, 2018
- Analysis And Implementation Of Mac Unit For Different Precisions
Abstract Views :141 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Oriental University, IN
1 Department of Electronics and Communication Engineering, Oriental University, IN
Source
ICTACT Journal on Microelectronics, Vol 7, No 4 (2022), Pagination: 1260-1264Abstract
This paper describes the design of the multiply- Accumulate unit and compares all parameters of the 4-bit, 8-bit, 12-bit, and 16-bit MAC unit. MAC is the basic unit that performs the multiplication operation and addition/accumulation operation. This MAC unit is designed on Vivado HLS software using LUTs at room temperature. These designs are analyzed and simulated by using the Vivado HLS tool and implemented on Zybo Evaluation and Development kit (xc7z020clg400-1).Keywords
MAC unit, LUTs, Power, Delay, and UtilizationReferences
- G. Raut, S. Rai, S.K. Vishvakarma and A. Kumar, “Recon: Resource Efficient Cordic-Based Neuron Architecture”, IEEE Open Journal of Circuits and Systems, Vol. 2, pp. 170181, 2021.
- A.S.K. Vamsi and S. Ramesh, “An Efficient Design of 16 Bit Mac Unit using Vedic Mathematics”, Proceedings of International Conference on Communication and Signal Processing, pp. 319-322, 2019.
- M. Yuvaraj, B.J. Kailath and N. Bhaskhar, “Design of Optimized Mac Unit using Integrated Vedic Multiplier”, Proceedings of International Conference on Microelectronic Devices, Circuits and Systems, pp. 1-6, 2017.
- S. Langer, “Approximating Smooth Functions by Deep Neural Networks with Sigmoid Activation Function”, Journal of Multivariate Analysis, Vol. 182, pp. 104696104699, 2021.
- J. Ma, R.P. Sheridan, A. Liaw, G.E. Dahl and V. Svetnik, “Deep Neural Nets as a Method for Quantitative StructureActivity Relationships”, Journal of Chemical Information and Modeling, Vol. 55, No. 2, pp. 263-274, 2015.
- K.L. Du and M. Swamy, “Neural Network Circuits and Parallel Implementations”, Neural Networks and Statistical Learning, PP. 829-851, 2019.
- Y. Umuroglu, N.J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre and K. Vissers, “Finn: A Framework for Fast, Scalable Binarized Neural Network Inference”, Proceedings of ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 65-74, 2017.
- K. Simonyan and A. Zisserman, “Very Deep Convolutional Networks for Large-Scale Image Recognition”, Proceedings of International Conference on Microelectronic Devices, pp. 1-6, 2014.
- A. Bifet and E. Frank, “Sentiment Knowledge Discovery in Twitter Streaming Data”, Proceedings of International Conference on Discovery Science, pp. 1-15, 2010.
- E. Nurvitadhi, D. Sheffield, J. Sim, A. Mishra, G. Venkatesh and D. Marr, “Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC”, Proceedings of International Conference on Field-Programmable Technology, pp. 77-84, 2016.
- I. Kuon and J. Rose, “Measuring the Gap between FPGAs and ASICs”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 2, pp. 203215, 2007.
- F. Kastner, B. Janben, F. Kautz, M. Hubner and G. Corradi, “Hardware/Software Codesign for Convolutional Neural Networks Exploiting Dynamic Partial Reconfiguration on PYNQ”, Proceedings of IEEE International Symposium Workshops on Parallel and Distributed Processing, pp. 154161, 2018.
- E. Wu, X. Zhang, D. Berman, I. Cho and J. Thendean, “Compute Efficient Neural-Network Acceleration”, Proceedings of International Symposium on FieldProgrammable Gate Arrays, pp. 191-200, 2019.
- A. Apicella, F. Donnarumma, F. Isgro and R. Prevete, “A Survey on Modern Trainable Activation Functions”, Neural Networks, Vol. 13, No. 2, pp. 1-17, 2021.
- W. Yan, M.D. Ercegovac and H. Chen, “An EnergyEfficient Multiplier with Fully Overlapped Partial Products Reduction and Final Addition”, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 63, No. 11, pp. 1954-1963, 2016.
- S.M. Antony, S.S.R. Prasanthi, S. Indu and R. Pandey, “Design of High-Speed Vedic Multiplier using Multiplexer Based Adder”, Proceedings of International Conference on Control Communication and Computing, pp. 448-453, 2015.
- M.U. Maheswara Sainath and B. Sekhar, “High Speed Vedic Multiplier”, International Journal of Engineering Research, Vol. 2, No. 3, pp. 1-15, 2014.
- L. Ciminiera and A. Valenzano, “Low Cost Serial Multipliers for High Speed Specialised Processors”, IEE Proceedings E (Computers and Digital Techniques), Vol. 135, No. 5, pp. 259-265, 1988