ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Comparative Analysis of Diverse Carrier Transports in Multigate MOSFETS Under Different Channel Length Regimes


Affiliations
1 Department of Electronics and Communication Engineering, Shri Dharmasthala Manjunatheshwara College of Engineering and Technology, India
     

   Subscribe/Renew Journal


Multi-gate MOSFETs have successfully enabled the extension of CMOS technology scaling in the nanoscale regime. Suppression of short channel effects (SCEs) and carrier transport enhancement are the two prime factors that matter the most for the improvements in digital CMOS technology. Multi-gate transport leads to suppression of SCEs and mobility improvement leads to carrier transport enhancement. Continuous scaling of device channel length in the nanoscale regime invites for the inclusion of scattering theory physics. The proposed work discusses the diverse carrier transport mechanisms occurring in Multi-gate MOSFETs in different channel length regimes. Further, a comparative analysis of carrier transport in long, short and ultra-short channel Multi-gate devices is done. The work also discusses the validity of the transport models and their scaling restrictions in different regimes. The simulation results demonstrate physical accuracy and continuity of the proposed models in the respective channel length regimes.

Keywords

Diffusion, Quasi-Ballistic Transport, Scaling, Carrier Scattering, Multi-Gate MOSFETs.
Subscription Login to verify subscription
User
Notifications
Font Size

  • J.P. Colinge, “Multiple-Gate SOI MOSFETs”, Solid State Electronics, Vol. 48, No. 6, pp. 897-905, 2004.

  • Y. Taur, J. Song and B.Yu, “Compact Modeling of Multiple-Gate MOSFETs”, Proceedings of International Conference on Solid-State and Integrated-Circuit Technology, pp. 258-261, 2008.

  • D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur and H.P. Wong, “Device Scaling Limits of Si MOSFETs and their Application Dependencies”, Proceedings of the IEEE, Vol.89, No.3, pp.259-288, 2001.

  • D.J. Frank, S.E. Laux and M.V. Fischetti, “Monte Carlo Simulation of a 30 Nm Dual-Gate MOSFET: How Short Can Si Go?”, Proceedings of International Conference on IEEE International Electron Devices Meeting, pp. 553-556, 1992.

  • J.R. Brews, “A Charge Sheet Model of the MOSFET”, Solid State Electronics, Vol. 21, No. 2, pp. 345-355, 1987.

  • H.C. Pao and C.T. Sah, “Effects of Diffusion Current on Characteristics of Metal-Oxide (Insulator)-Semiconductor Transistors (MOST)”, Solid State Electronics, Vol. 9, No. 10, pp. 927-937, 1966.

  • Y. Tsividis and C. Mcandrew, “Operation and Modeling of the MOS Transistor”, Oxford University Press, 2011.

  • A. Rahman, J. Guo, S. Datta and M. Lundstrom, “Theory of Ballistic Nanotransistors”, IEEE Transactions on Electron Devices, Vol. 50, No. 9, pp. 1853-1864, 2003.

  • M. Lundstrom and Z. Ren, “Essential Physics of Carrier Transport in Nanoscale MOSFETs”, IEEE Transactions on Electron Devices, Vol. 49, No. 1, pp.133-141, 2002.

  • K. Natori, “Ballistic Metal-Oxide-Semiconductor Field Effect Transistor”, Journal of Applied Physics, Vol. 76, pp. 4879-4890, 1994.

  • Y.S. Chauhan, D.D. Lu, S. Venugopalan, S. Khandelwal, J.P. Duarte, A. Niknejad and C. Hu, “FinFET Modeling for IC Simulation and Design”, Academic Press, 2015.

  • Y. Taur, “An Analytical Solution to a Double-Gate Mosfet with Undoped Body”, IEEE Electron Device Letters, Vol. 21, No. 5, pp. 245-247, 2000.

  • Y. Taur, X. Liang, W. Wang, H. Lu, “A Continuous, Analytic Drain Current Model for DG MOSFETs”, IEEE Electron Device Letters, Vol. 25, No. 2, pp. 107-109, 2004.

  • Y. Taur, J. Song and B. Yu, “Compact Modeling of Multiple-Gate MOSFETs”, Proceedings of International Conference on Solid-State and Integrated-Circuit Technology, pp. 257-264, 2008.

  • H. Lu, B. Yu and Y. Taur, “A Unified Charge Model for Symmetric Double-Gate and Surrounding-Gate MOSFETs”, Solid State Electronics, Vol. 52, No. 1, pp. 67-72, 2008.

  • B. Yu, H. Lu, M. Liu and Y. Taur, “Explicit Continuous Models for Double-Gate and Surrounding-Gate MOSFETs”, IEEE Transactions on Electron Devices, Vol. 54, No. 10, pp. 2715-2722, 2007.

  • X. Liang and Y. Taur, “A 2-D Analytical Solution for SCEs in DG MOSFETs”, IEEE Transactions on Electron Devices, Vol. 51, No. 9, pp. 1385-1391, 2004.

  • V. Murnal and C. Vijaya, “An Analytic Potential Based Velocity Saturated Drain Current, Charge and Capacitance Model for Short Channel Symmetric Double Gate MOSFETs”, Lecture Notes in Electrical Engineering, Vol. 672, pp. 1-24, 2019.

  • S. Martinie, D. Munteanu, G. Le Carvel and J.L Autran, “Physics based analytical Modeling of Quasi-Ballistic Transport in Double-Gate MOSFETs: From Device to Circuit Operation”, IEEE Transactions on Electron Devices, Vol. 56, No. 11, pp. 2692-2702, 2009.

  • S. Khandelwal, H. Agarwal, P. Kushwaha, J.P. Duarte, A. Medury, Y.S. Chauhan, S. Salahuddin and C. Hu, “Unified Compact Model Covering Drift-Diffusion to Ballistic Carrier Transport”, IEEE Electron Device Letters, Vol. 37, No. 2, pp. 134-137, 2016.

  • A. Dasgupta, A. Agarwal and Y.S. Chauhan, “Compact Modeling of Surface Potential, Charge and Current in Nanoscale Transistors under Quasi-Ballistic Regime”, IEEE Transactions on Electron Devices, Vol. 63, No. 11, pp. 4151-4159, 2016.

  • A. Mangla, J.M Sallese, C. Sampedro, F. Gamiz and C. Enz, “Modeling the Channel Charge and Potential in Quasi-Ballistic Nanoscale Double-Gate MOSFETs”, IEEE Transactions on Electron Devices, Vol. 61, No. 8, pp. 2640-2646, 2014.

  • V. Murnal and C. Vijaya, “A Quasi-Ballistic Drain Current, Charge and Capacitance Model with Positional Carrier Scattering Dependency Valid for Symmetric DG MOSFETs in Nanoscale Regime”, Nanoconvergence, Vol. 6, pp. 1-15, 2019.

  • V. Murnal and C. Vijaya, “An Improved Nanoscale Quasi-Ballistic Double Gate (DG) MOSFET Model with Drain Bias Dependency on Critical Channel Length near the Low Field Source Region by Semi-Empirical Approach”, Indian Journal of Microelectronics, Vol. 6, No. 4, pp. 1020-1026, 2021.

  • V. Murnal and C. Vijaya, “A Quasi-Ballistic Drain current model with Positional Scattering Dependency applicable for Nanoscale DG MOSFETs”, Proceedings of IEEE International Conference on Electrical, Computer and Communication Technologies, pp. 1-5, 2019.

  • H. Lu and Y. Taur, “An Analytic Potential Model for Symmetric and Asymmetric DG MOSFETs”, IEEE Transactions on Electron Devices, Vol. 53, No. 5, pp. 1161-1168, 2006.

  • Y. Taur and T. H. Ning, “Fundamentals of Modern VLSI Devices”, Cambridge University Press, 2009.

  • P.K. Ko, “Approaches to Scaling in Advanced MOS Device Physics”, Academic Press, 1989.

  • M.S. Lundstrom, “Fundamentals of Nanotransistors”, World Scientific Publisher, 2017.

  • M.S. Lundstrom, “Physics of Nanoscale MOSFETs”, Available at https://nanohub.org/resources/5306, Accessed at 2008.

  • M.S. Shur, “Low Ballistic Mobility in Submicron HEMTs”, IEEE Electron Device Letters, Vol. 23, No. 9, pp. 511-513, 2002.

  • J.S. Blakemore, “Approximations for Fermi-Dirac Integrals, Especially the Function F (1⁄2) (n) used to Describe Electron Density in a Semiconductor”, Solid-State circuits, Vol. 25, No. 11, pp. 1067-1076, 1982.

  • Mathworks, Available at https://mathworks.com, Accessed at 2021.

  • S. Ahmed, S. Mehrotra, S. Kim, M. Mannino, G. Klimeck, D. Vasileska, X. Wang, H. Pal and G. Budiman, “MOSFet”, Available at https://nanohub.org/resources/mosfet, Accessed at 2021.

  • Nano Hub, Available at https://nanohub.org/resources/padre, Accessed at 2021.


Abstract Views: 214

PDF Views: 0




  • Comparative Analysis of Diverse Carrier Transports in Multigate MOSFETS Under Different Channel Length Regimes

Abstract Views: 214  |  PDF Views: 0

Authors

Vyas R. Murnal
Department of Electronics and Communication Engineering, Shri Dharmasthala Manjunatheshwara College of Engineering and Technology, India

Abstract


Multi-gate MOSFETs have successfully enabled the extension of CMOS technology scaling in the nanoscale regime. Suppression of short channel effects (SCEs) and carrier transport enhancement are the two prime factors that matter the most for the improvements in digital CMOS technology. Multi-gate transport leads to suppression of SCEs and mobility improvement leads to carrier transport enhancement. Continuous scaling of device channel length in the nanoscale regime invites for the inclusion of scattering theory physics. The proposed work discusses the diverse carrier transport mechanisms occurring in Multi-gate MOSFETs in different channel length regimes. Further, a comparative analysis of carrier transport in long, short and ultra-short channel Multi-gate devices is done. The work also discusses the validity of the transport models and their scaling restrictions in different regimes. The simulation results demonstrate physical accuracy and continuity of the proposed models in the respective channel length regimes.

Keywords


Diffusion, Quasi-Ballistic Transport, Scaling, Carrier Scattering, Multi-Gate MOSFETs.

References