Abstract Views :270 |
PDF Views:0
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Aurora’s Technological and Research Institute, IN
2 Department of Electronics and Communication Engineering, JNTUH College of Engineering, Hyderabad, IN
Source
ICTACT Journal on Communication Technology, Vol 5, No 3 (2014), Pagination: 977-986
Abstract
The modern software defined radios (SDRs) use complex signal processing algorithms to realize efficient wireless communication schemes. Several such algorithms require a specific symbol to sample ratio to be maintained. In this context the fractional rate converter (FRC) becomes a crucial block in the receiver part of SDR. The paper presents an area optimized dynamic FRC block, for low power SDR applications. The limitations of conventional cascaded interpolator and decimator architecture for FRC are also presented. Extending the SINC function interpolation based architecture; towards high area optimization and providing run time configuration with time register are presented. The area and speed analysis are carried with Xilinx FPGA synthesis tools. Only 15% area occupancy with maximum clock speed of 133 MHz are reported on Spartan-6 Lx45 Field Programmable Gate Array (FPGA).
Keywords
Decimation, Interpolation, Sample Rate Conversion, Fractional Rate Conversion.
