Abstract Views :366 |
PDF Views:1
Authors
Affiliations
1 Department of ETC, Shri Shankaracharaya
Technical Campus (SSTC), Bhilai, IN
2 Department of EEE, Chhatrapati Shivaji
Institute of Technology, Durg, IN
Source
Programmable Device Circuits and Systems, Vol 8, No 3 (2016), Pagination: 61-66
Abstract
Design and testing of oversampling sigma-delta (ΣΔ) Analog to digitals converter is graeat challenge is in todays mixed signal ICs . In this paper a contemporary design for 8-bit ΣΔoversampling ADC is presented, in which first order oversampling ΣΔ modulator and the decimation filter is second order CIC (Cascaded Integrated Comb) filter which is used. Transistor level circuit design and output simulation of the sigma-delta ADC with a power supply of 1V is presented here. This architecture is implemented by Tanner EDA tool v15.0 using 45nm BSIM4 CMOS technology is used as DUT (design under test )block of Built -in -self -test realization of ADC.
Keywords
8-Bit Sigma-Delta ADC, CIC, Sigma Delta Modulator.
