Programmable Device Circuits and Systems

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

A Survey on Error Detection Mechanism based on Embedded High-Speed BCH Encoder & Decoder for Multi-Level Cell (MLC) NAND Flash Memory


Affiliations
1 Department of Computer Engineering, Institute of Higher Education of ACECR of Rasht (Elm o Farhang), Guilan, Iran, Islamic Republic of
     

   Subscribe/Renew Journal


With reducing in geometry of semiconductor cell and transistor size, NAND flash memories face many serious issues in yield, reliability, and endurance and demands more and more powerful Error Correction Codes (ECC). One of the most common error correction codes in commercial NAND flash memory is Bose-Chaudhuri- Hocqunghem (BCH) code. This paper proposed the review of design and implementation of an optimized Bose-Chaudhuri_ hocquenghem hardware using parallel structure on the flash memory controller. The simulation results show that the proposed method is superior to conventional method in terms of execution times.


Keywords

NAND Flash Memory, Error Correction, BCH Codes, BCH Encoder, BCH Decoder.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 195

PDF Views: 3




  • A Survey on Error Detection Mechanism based on Embedded High-Speed BCH Encoder & Decoder for Multi-Level Cell (MLC) NAND Flash Memory

Abstract Views: 195  |  PDF Views: 3

Authors

Saeideh Nabipour
Department of Computer Engineering, Institute of Higher Education of ACECR of Rasht (Elm o Farhang), Guilan, Iran, Islamic Republic of

Abstract


With reducing in geometry of semiconductor cell and transistor size, NAND flash memories face many serious issues in yield, reliability, and endurance and demands more and more powerful Error Correction Codes (ECC). One of the most common error correction codes in commercial NAND flash memory is Bose-Chaudhuri- Hocqunghem (BCH) code. This paper proposed the review of design and implementation of an optimized Bose-Chaudhuri_ hocquenghem hardware using parallel structure on the flash memory controller. The simulation results show that the proposed method is superior to conventional method in terms of execution times.


Keywords


NAND Flash Memory, Error Correction, BCH Codes, BCH Encoder, BCH Decoder.