Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Advance Architecture with Thread Processor, Processor Partition


Affiliations
1 Department of Computer Science and Engineering, Vel Tech Dr. RR & Dr.SR Technical University, Avadi, Chennai -062, Tamil Nadu, India
     

   Subscribe/Renew Journal


We are making multi core processor within a single die, and also implementing advance parallelism technique with new advance improve threading technique like SMP, HYPER THREADING. New kinds of micro architecture for smaller smarter and faster processor are also in use. Which save power and enhance performance. BUT one problem is chasing out that is sharing the same system bus and memory bandwidth. Treat our bus as an intelligent device and allocate a separate chip only for data flow control. It will make bus always available no waiting state. It helps to improve data transfer rate, improve bandwidth limitation and also parallel processing. It can be implemented in computer network and also in computer architecture.

Keywords

Computer Architecture, Desktop Super Computer Multithreading, Multi Processing, Multi Core Processor, Parallelisms, Processor Partition.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 176

PDF Views: 4




  • Advance Architecture with Thread Processor, Processor Partition

Abstract Views: 176  |  PDF Views: 4

Authors

Susam Sarkar
Department of Computer Science and Engineering, Vel Tech Dr. RR & Dr.SR Technical University, Avadi, Chennai -062, Tamil Nadu, India

Abstract


We are making multi core processor within a single die, and also implementing advance parallelism technique with new advance improve threading technique like SMP, HYPER THREADING. New kinds of micro architecture for smaller smarter and faster processor are also in use. Which save power and enhance performance. BUT one problem is chasing out that is sharing the same system bus and memory bandwidth. Treat our bus as an intelligent device and allocate a separate chip only for data flow control. It will make bus always available no waiting state. It helps to improve data transfer rate, improve bandwidth limitation and also parallel processing. It can be implemented in computer network and also in computer architecture.

Keywords


Computer Architecture, Desktop Super Computer Multithreading, Multi Processing, Multi Core Processor, Parallelisms, Processor Partition.