Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

An Efficient Barrel Shifter Design Using Testable Reversible Logic


Affiliations
1 Electronics and Communication Department, SRM University, Chennai, India
     

   Subscribe/Renew Journal


Data shifting is required in many key computer operations from address decoding to computer arithmetic. With the advent of quantum computer and reversible logic, the design and implementation of all devices in this logic has received more attention. The various operations like arithmetic and logical operations, address decoding and indexing etc., require data shifting and rotating. For high speed applications the barrel shifters become more popular which can shift and rotate multiple bits in a single cycle. In this research work, a reversible barrel shifter structure, computation delay and power consumption is presented which outperforms the conventional design. The experimental result shows that the proposed reversible barrel shifter has 5% higher speed and 10% power efficient as a single unit when compared to the conventional barrel shifter design.


Keywords

Barrel Shifter, Multiplexer, New Gate, New Testable Gate, Reversible Logic and Testability.
User
Subscription Login to verify subscription
Notifications
Font Size

Abstract Views: 177

PDF Views: 3




  • An Efficient Barrel Shifter Design Using Testable Reversible Logic

Abstract Views: 177  |  PDF Views: 3

Authors

Amita Nandal
Electronics and Communication Department, SRM University, Chennai, India
T. Vigneswaran
Electronics and Communication Department, SRM University, Chennai, India

Abstract


Data shifting is required in many key computer operations from address decoding to computer arithmetic. With the advent of quantum computer and reversible logic, the design and implementation of all devices in this logic has received more attention. The various operations like arithmetic and logical operations, address decoding and indexing etc., require data shifting and rotating. For high speed applications the barrel shifters become more popular which can shift and rotate multiple bits in a single cycle. In this research work, a reversible barrel shifter structure, computation delay and power consumption is presented which outperforms the conventional design. The experimental result shows that the proposed reversible barrel shifter has 5% higher speed and 10% power efficient as a single unit when compared to the conventional barrel shifter design.


Keywords


Barrel Shifter, Multiplexer, New Gate, New Testable Gate, Reversible Logic and Testability.