Abstract Views :170 |
PDF Views:1
Authors
Affiliations
1 Department pf ECE, K.S.R. College of Engineering, Tiruchengode, Tamilnadu, IN
Source
Digital Signal Processing, Vol 6, No 3 (2014), Pagination: 100-104
Abstract
A new double tail parallel latch load comparator are compared in term of voltage, power, delay. CMOS dynamic comparator which has dual input, dual output inverter stage suitable for high speed analog-to-digital converters with low voltage and low power. A single tail comparator is replaced with a double tail dynamic comparator which reduces the power and voltage by increasing the speed. The technology scaling of MOS transistors enables low voltage and low power operation which decreases the offset voltage and delay of the comparator .The proposed algorithm replaces some pair of transistors connected in parallel for offset voltage reduction in double tail comparator due to mismatch in transistor pairs. Low voltage and low power consumption are the two most important parameter of the comparator which is to be used in high speed ADCs. 0.25μm CMOS technology confirms the analysis result, frequency=41MHz and given supply voltage will be 0.8v.
Keywords
Double-Tail Comparator, Latch Load, Offset Reduction.
