J. S. Aashwin ¹, J. S. Praveen ¹

Affiliations
1 AMET University, Chennai, IN

Abstract

This paper explores the design and analyze of SRAM array structure to decrease the power dissipation and to increase the energy efficiency. The SRAM array structure with high energy efficiency can be achieved with wider array structure with fewer rows than columns particularly in low supply voltage. The proposed analysis shows that the SRAM array structure optimization can improve the energy efficiency up to 20% at the same supply voltage.

Keywords

Optimization, SRAM Array, Energy Efficiency, Cmos Technology

Full Text