Open Access Open Access  Restricted Access Subscription Access

Energy Efficient CRC Design for Processor of Workstation, and Server using LVCMOS


Affiliations
1 Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand, India
2 Department of Computer Science, University of Karachi, Pakistan
 

In our work we have designed CRC using the LVCMOS IO standards which are stands for Low Voltage Complementary Metal Oxide Semiconductor. In this work we have worked with four kinds of LVCMOS (LVCMOS 12, LVCMOS 15, LVCMOS 18, LVCMOS 25). For LVCMOS 12 when we scaled down the frequency form 50GHz to 10 GHz we found 64.41% reduction in total power. For LVCMOS 15 when we change down the frequency form 50GHz to 10GHz we found 67.58% reduction in total power. For LVCMOS 18 when we scaled down the frequency form 50GHz to 10 GHz we found 69.54% reduction in total power. In last when we reduced the frequency form 50GHz to 10GHz in LVCMOS 25 we found 64.41% reduction in total power. Our CRC design is implemented on Virtex-6 FPGA family.

Keywords

40 nm FPGA, CRC, Energy Efficient, Low Power, LVCMOS IO Standard.
User

Abstract Views: 206

PDF Views: 0




  • Energy Efficient CRC Design for Processor of Workstation, and Server using LVCMOS

Abstract Views: 206  |  PDF Views: 0

Authors

Abhay Saxena
Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand, India
Chandrashekhar Patel
Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand, India
M. Sadiq Ali Khan
Department of Computer Science, University of Karachi, Pakistan

Abstract


In our work we have designed CRC using the LVCMOS IO standards which are stands for Low Voltage Complementary Metal Oxide Semiconductor. In this work we have worked with four kinds of LVCMOS (LVCMOS 12, LVCMOS 15, LVCMOS 18, LVCMOS 25). For LVCMOS 12 when we scaled down the frequency form 50GHz to 10 GHz we found 64.41% reduction in total power. For LVCMOS 15 when we change down the frequency form 50GHz to 10GHz we found 67.58% reduction in total power. For LVCMOS 18 when we scaled down the frequency form 50GHz to 10 GHz we found 69.54% reduction in total power. In last when we reduced the frequency form 50GHz to 10GHz in LVCMOS 25 we found 64.41% reduction in total power. Our CRC design is implemented on Virtex-6 FPGA family.

Keywords


40 nm FPGA, CRC, Energy Efficient, Low Power, LVCMOS IO Standard.



DOI: https://doi.org/10.17485/ijst%2F2017%2Fv10i4%2F139586