Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Bahramabadi, Hajar Zare
- Designing a Half-adder Circuit with Voltage-mode and Multiple-valued Logic, Low Power Consumption and High Speed
Abstract Views :367 |
PDF Views:4
Authors
Affiliations
1 Shahid Sattari Aeronautical University of Science and technology, Tehran., IR
2 Shahid Sattari University of Aeronautical Engineering of Tehran., IR
3 Department of Electronic and Engineering, Islamic Azad University of Bushehr., IR
1 Shahid Sattari Aeronautical University of Science and technology, Tehran., IR
2 Shahid Sattari University of Aeronautical Engineering of Tehran., IR
3 Department of Electronic and Engineering, Islamic Azad University of Bushehr., IR
Source
International Journal of Knowledge Based Computer System, Vol 1, No 1 (2013), Pagination: 1-6Abstract
This article suggests a Quaternary Voltage-Mode Half-Adder Circuit with high speed and low power and capacity consumption. This quaternary circuit is composed of Max Operator, Min Operator, Level Conversion Operator, and Tsum and T-difference Operators Circuits. All these circuits are static and need no current in steady state. All these operators are integrated for the implementation of Quaternary Half-Adder Circuit. This circuit consists of many transistors, but this adder is faster than binary adders. This article also implements multi-valued logic that is widely focused by researchers and used for the classification of signals. This logic allows the signals to have binary logic levels or more. The operators and elements used in the structure of these circuits are also described here. The suggested circuits are static and operate in voltage mode. There is no static scattering in these circuits and all these asynchronous circuits can be used in integrated circuits.Keywords
Adder Circuits, Multiple-valued Logic, Voltage Mode, Operator Circuits, Signal Classification
References
- Madurwar, K. P. & Dakhole, P. K. (2009). Low Power Quaternary CMOS Circuit Design. IEEE Transaction on Computers, (pp. 168-172).
- Thoidis, I. M., Soudris, D., Fernandez, J. M. & Thanailakis, A. (2001). The Circuit Design of Multiple-Valued Logic Voltage-Mode Adders. Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium, (4, 162-165).
- Etiemble, D. & Israel, M. (1998). Comparison of Binary and Multi-valued IC According to VLSI Criteria. IEEE Transaction on Computers, (pp. 28-42).
- Thoidis, I. A. (1998). Quaternary Voltage-Mode CMOS Circuits for Multiple-Valued Logic. IEE Proceedings-Circuits, Devices, and Systems, 145, 71-77.
- Smith, M. J. S. (1997). Application-Specific Integrated Circuits. U.S.A: Addison-Wesley.
- Thoidis, I., Soudris, D., Karafyllidis, I., Christoforidis, S. & Thanailakis, A. (1998). Quaternary Voltage-Mode CMOS Circuits for Multiple-Valued Logic. Circuits, Devices and Systems, IEE Proceedings, 145(2), 71-77.
- Watanabe, T., Matsumoto. M. & Li, T. (1988). CMOS Four-Valued Logic Circuits using Charge-Control Technique. Symposium on Multiple-Valued Logic, (pp. 90-97).
- Current, K. W. (1994). Current-mode multiplevalued logic circuits. lEEE Journal of Solid State Circuits, February, 29(2), 95-107.
- Jain, A. K., Bolton, R. J., Abd-El- Barr, M. H. (1993). CMOS Multiple-Valued Logic Design- Part II: Circuit Implementation. IEEE Transaction on Computers, (pp. 514-522).
- Thoidis, I. M., Soudris, D., Karafyllidis, I., Christoforidis, S. & Thanailakis, A. (1998). Quaternary Voltage-Mode CMOS Circuits for Multiple-Valued Logic. Circuits, devices and systems, IEE Proceedings, 145(2), 71-77.