Informatics Publishing Limited

N. Pavan Kumar ¹, Sandeep Bansal ¹

Affiliations
1 Department of Electronics and Communication Engineering VLSI, Lovely Professional University, Phagwara - 144411, Punjab, IN

Abstract

Objectives: Low power consumption, high-speed and low-cost are the major important needs in several applications like Asynchronous Transfer Mode (ATM) and Giga-bit Ethernet networks. To achieve high-speed parallel data comparisons in internet routers PB-CAM is the one of best hardware approaches. In the present work, PB-CAM is modified for improving performance of CAM architecture. Methods/Statistical Analysis: In PB-CAM unit the main building blocks of the process is parameter extractor, parameter comparison circuit and CAM cell. The PB-CAM is faster and low-power consumption than the traditional CAM. The PB-CAM unit implemented by 180nm, 90nm and 45nm CMOS technology in Cadence. The parameter-extractor and static-parameter-comparison circuits implemented in 180nm, 90nm and 45nm CMOS technology. Findings: The power consumption of the proposed Parameter-Comparison circuit using XNOR-NAND CMOS logic is 0.02135uW at a supply voltage of 0.45V in 45nm CMOS technology for a 4x4 (4-bits of stored parameter-extracted data and 4-bits of input parameter-extracted data) size parameter comparison data at 10-30MHz. For 15-bit input data, the PB-CAM with proposed parameter comparison circuit is consuming an average power of 129.1uW at a supply of 0.9V and a frequency of 10-30MHz. The results show that the PB-CAM unit using proposed parameter comparison circuit is faster, low-power consumption and low-cost than the PB-CAM with static parameter comparison circuit. Application/Improvements: PB-CAM circuit used in high-speed look-up-tables (LUTs), ATMs, routers and etc. In future, further advancements can be done in PB-CAM unit by combining different techniques such as match-line-sense-amplifier, ones-count, block-XOR, parity-bit to achieve low-power, low-cost and high-speed search and read operations in network routers.

Keywords

ATM, Cadence, CAM, Ethernet, High-Speed, Low-Cost, Low Power, Match-Line, PB-CAM, Routers.

Full Text

   

N. Pavan Kumar ¹, Sandeep Bansal ¹

Affiliations
1 Department of Electronics and Communication Engineering, Lovely Professional University, Phagwara - 144411,Punjab, IN

Abstract

Background: A CAM is a fully parallel operating device. For high speed data searching functions CAM provides very efficient hardware architecture1. Statistical Analysis: This paper presents novel developments in the recent design of high capacity Content Addressable Memory (CAM) and Pre-computational Based CAM (PB-CAM). A graphical analysis has been shown between PB-CAM using static parameter circuit and proposed parameter circuit for power, delay and power-delay product in 90nm CMOS technology. Findings: There are many techniques made for designing a CAM by taking in mind to get lowpower, low-noise, high-speed, less hardware cost and less data comparisons and with minimum number of transistors and gates. There are, Traditional Dynamic CAM architecture, Ones-Count PB-CAM, Parity function PB-CAM, Remainder function PB-CAM, Block-XOR PB-CAM and Master–Slave Match Line (MSML) design. In this paper we have compared 9T and 7T CAM cell operations. Static parameter circuit is compared with proposed parameter comparison circuit for powerdelay product in 45nm CMOS technology. Applications: CAM function can be used in broader applications, such as data compression, LAN bridges, data comparison, switches, Lookup tables, Asynchronous Transfer Mode (ATM) switches, databases, communication devices, communication networks, tag directories and high speed Ethernet etc.

Keywords

Block-XOR, CAM, Master-Slave, Match-Line, Ones-Count, PB-CAM, Parity, Remainder.

Full Text

   

Ashwani Kumar Thakur ¹, Shreya Ghosh ¹, Dibbendhu Khanra ², Ajay Naik ³, Ravi Kumar ⁴, Sandeep Bansal ⁵, Prakash Negi ⁶, Gurpreet Wander ⁷, Vinay Krishna ⁸, Kewal Kishan Talwar ⁹

Affiliations
1 Department of Biological Sciences and Bioengineering, Mehta Family Center for Engineering in Medicine, Indian Institute of Technology, Kanpur 208 016, IN
2 Department of Cardiology, All India Institute of Medical Sciences, Rishikesh 249 201, IN
3 Department of Cardiology, Care Institute of Medical Sciences, Ahmedabad 380 060, India, IN
4 Department of Cardiology, MGM Healthcare Pvt Ltd, Chennai 600 029, IN
5 Department of Cardiology, Vardhman Mahavir Medical College and Safdarjung Hospital, New Delhi 110 029, IN
6 Department of Cardiology, Indira Gandhi Medical College and Hospital, Shimla 171 001, IN
7 Department of Cardiology, Dayanand Medical College and Hospital, Ludhiana 141 001, IN
8 Department of Cardiac Surgery, LPS Institute of Cardiology, G.S.V.M. Medical College, Kanpur 208 01, IN
9 Department of Cardiology and Cardiac Surgery, PSRI Hospital, New Delhi 110 017, IN

Abstract

No Abstract.

Keywords

No Keywords.

Full Text