AIRCC's International Journal of Computer Science and Information Technology

Open Access Open Access  Restricted Access Subscription Access

Dual Edge-Triggered D-Type Flip-Flop with Low Power Consumption


Affiliations
1 Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan, Province of China
 

In this paper, a novel low-power dual edge-triggered (DET) D-type flip-flop is proposed. This design achieves dual edge-triggered with two parallel data paths work in opposite phases of the clock single. Among them, a latch circuit structure employs differential input data signals which deposits very little capacitance on the clock line is accomplished. For fair comparison, four previously reported DET flipflops along with the proposed DETFF (DET flip-flop) are compared in terms of power consumption and power-delay product (PDP), under different data activities and different data rates. Several HSPICE simulation results show that the proposed DETFF is superior in power reduction at different parameters as compared to the existing DETFFs. Hence, the proposed DETFF is well suited for low power applications.

Keywords

Single Edge-Triggered (SET), Dual Edge-Triggered (DET), Flip-Flop, Power Consumption, Power-Delay Product (PDP).
User
Notifications
Font Size

  • N. H. E. Weste and D. M. Harris, (2011) CMOS VLSI Design: A Circuits and Systems Perspective, Addison Wesley.

  • S. H. Unger, (1981) "Double edge-triggered flip-flops," IEEE Trans, Comput., vol. C-30, no. 6, pp.

  • -451.

  • A. Gago, R. Escano, and J. A. Hidalgo, (1993) “Reduced implementation of D-type DET flip-flops,” IEEE J. Solid-State Circ., vol. 28, pp. 400–442.

  • R. Hossain, L. D. Wronski, and A. Albicki, (1994) “Low power design using dual edge triggered flipflops,” IEEE Trans. VLSI Syst., vol. 25, pp. 261–265, June 1994.

  • G. M. Blair, (1997) "Low-power double-edge triggered flip-flop", Electron. Lett., vol. 33, no. 10, pp.

  • -847.

  • P. Varma and K. N. Ramganesh, (2001) "Skewing Clock to Decide Races -- Double-edge-triggered Flip-flop", Electron. Lett., vol. 37, no. 25, pp. 1506-1507.

  • M. Pedram, Q. Wu, and X. Wu, (1998) “A new design of double edge triggered flip-flops,” in Proc.

  • ASP-DAC ’98 Asian and South Pacific Design Automation Conf. 1998, pp. 417–421.

  • R. P. Llopis and M. Sachdev, (1996) “Low power, testable dual edge triggered flip-flops,” in 1996 Int.

  • Symp. Low Power Electronics and Design, pp. 341–345.

  • A. G. M. Strollo, E. Napoli, and C. Cimino, (1999) “Low power double edge-triggered flip-flop using one latch,” Electron. Lett., vol. 35, no. 3, pp. 187–188.

  • W. Chung, T. Lo, and M. Sachdev, (2002) "A Comparative Analysis of Low-Power Low-Voltage Dual-Edge-Triggered Flip-Flops," IEEE Trans. VLSI Syst., vol. 10, no. 6, pp. 913-918.

  • V.Stojanovic and V. G. Oklobdzija, (1999) “Comparative analysis of master-slave latches and flipflops for high-performance and low-power systems,” IEEE J. Solid-State Circ., vol. 34, pp. 536–548.

  • G. Singh, G. Singh, and V. Sulochna, (2013) ”High performance low power dual edge triggered static D flip-flop,” in Proc. 2013 Fourth Int. Conf. Computing, Communications and Networking Technologies (ICCCNT), July 4-6, pp. 1-5.

  • M. Parsa, M. Aleshams, and M. Imanieh, (2014) ”A new structure of low-power and low-voltage double-edge triggered flip-flop,” in Proc. 2014 Int. Conf. Advances in Energy Conversion Technologies (ICAECT), Jan. 23-25, pp. 118-124.

  • M. Alioto, E. Consoli, and G. Palumbo, (2014) ”Analysis and comparison of variations in double edge triggered flip-flops,” in Proc. 2014 5th European Workshop on CMOS Variability (VARI), Sept. 29 Oct. 1, pp. 1-6.

  • G. Sabadini, P. M. Kumar, and P. Nagarajan, (2016) ”Design and analysis of double edge triggered clocked latch for low power VLSI applications,” in Proc. 2016 10th Int. Conf. Intelligent Systems and Control (ISCO), Jan. 7-8, pp. 1-6.

  • T. X. Pham, H. T. Pham, and T. T. Dao, (2017) ”A low power complementary organic double-edge triggere d D flip-flop with variable threshold voltage transistors,” in Proc. 2017 7th Int. Conf. Integrated Circuits, Design, and Verification (ICDV), Oct. 5-6, pp. 121-126.

  • M. Afghahi and J. Yuan, (1991) "Double Edge-Triggered D-Flip-Flops for High-Speed CMOS Circuits", IEEE J. Solid-State Circ., vol. 26, no. 8, pp. 1168-1170.

  • S. L. Lu and M. Ercegovac, (1990) “A novel CMOS implementation of double-edge-triggered flipflops,” IIEEE J. Solid-State Circ., vol. 25, pp. 1008–1010.

  • S. Y. Kuo, T. D. Chiueh, and K. H. Chen, (1998) “Double edge triggered flip-flop,” U. S. Patent, 5,751,174.

  • H. Veendrick, (2017) Nanometer CMOS ICs: From Basics to ASICs, 2nd ed., Heidelberg, SpringerVerlag, 2017.


Abstract Views: 226

PDF Views: 100




  • Dual Edge-Triggered D-Type Flip-Flop with Low Power Consumption

Abstract Views: 226  |  PDF Views: 100

Authors

Chien-Cheng Yu
Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan, Province of China
Ching-Chith Tsai
Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan, Province of China

Abstract


In this paper, a novel low-power dual edge-triggered (DET) D-type flip-flop is proposed. This design achieves dual edge-triggered with two parallel data paths work in opposite phases of the clock single. Among them, a latch circuit structure employs differential input data signals which deposits very little capacitance on the clock line is accomplished. For fair comparison, four previously reported DET flipflops along with the proposed DETFF (DET flip-flop) are compared in terms of power consumption and power-delay product (PDP), under different data activities and different data rates. Several HSPICE simulation results show that the proposed DETFF is superior in power reduction at different parameters as compared to the existing DETFFs. Hence, the proposed DETFF is well suited for low power applications.

Keywords


Single Edge-Triggered (SET), Dual Edge-Triggered (DET), Flip-Flop, Power Consumption, Power-Delay Product (PDP).

References